

PAPER • OPEN ACCESS

## A survey on multipliers, adders and adiabatic logic styles suitable for power reduction

To cite this article: S Jagadeesh Babu and R Sivakumar 2018 *J. Phys.: Conf. Ser.* **1026** 012008

View the [article online](#) for updates and enhancements.

### Related content

- [Practical Analog, Digital, and Embedded Electronics for Scientists: Digital gates: combinational and sequential logic](#)  
B D DePaola
- [A Low Power Multiplier Using Adiabatic Charging Binary Decision Diagram Circuit](#)  
Shunji Nakata, Takakuni Douseki, Yuichi Kado et al.
- [QUANTUM ADDER OF CLASSICAL NUMBERS](#)  
A.V. Cherkas and S.A. Chivilikhin



**ECS** **240th ECS Meeting**  
Oct 10-14, 2021, Orlando, Florida

**Register early and save up to 20% on registration costs**

Early registration deadline Sep 13

**REGISTER NOW**

# A survey on multipliers, adders and adiabatic logic styles suitable for power reduction

**S Jagadeesh Babu and R Sivakumar**

Department of Electronics and Communication Engineering, RMK Engineering College, Kavaraipettai, Tamilnadu, India

**Abstract:** Low power circuits and designs are the need of the hour as they find applications in electronic components which have power efficient processing capabilities. High speed processors are power consuming and multipliers contribute to a maximum extent for this power consumption. Thus, to achieve low power designs, adiabatic logic is one of the noted technologies in this regard. Adiabatic logic can be implemented for different types of circuit designs and this paper concentrates on a survey of various multipliers and adders that can be modified into a low power multiplier using adiabatic logic.

## 1. Introduction

Multipliers and adders implemented using adiabatic logic are an ingredient to low power circuit design, but the dilemma in choosing a multiplier, adder and an adiabatic logic style from numerous multiplier, adder and adiabatic styles is a concern for researchers. This paper gives a brief survey about the multiplier, adder and adiabatic architectures commonly used and tries to get a solution to yield a low power design.

## 2. Multipliers

Multipliers are defined as the process of repeated addition and are an integral part of all processors. Multipliers are time consuming and power consuming units and if the power consumption is reduced, it will lead to subsequent reduction in the power consumption of the overall design. The three main parts of the multiplier are,

1. Partial product generation
2. Partial product accumulation
3. Final addition

1 1 0 1	Multiplicand
*     1 1	Multiplier
1 1 0 1	Partial products
1 1 0 1	Partial products
1 0 0 1 1 1	Final product

Generally partial product generation is the main area of concern when coming to implementing strategies regarding power reduction. Partial product accumulation is mainly shifting operation, and



weightage in terms of low power implementation techniques is less. Finally, the addition part can also be altered for low power design.

### *2.1 Types of multipliers*

The following multipliers are taken into consideration for analysing the multipliers suitable for adiabatic logic implementation:

1. Tree Multiplier
2. Array Multiplier
3. Vedic Multiplier
4. Carry Save Multiplier

Tree multiplier is a weight based multiplier design and has two phases of operation. In the first phase, AND operation of each bit takes place and the wires are awarded weights based on their position. In the second phase, full adder and half adder are used to reduce the partial products. Finally, a normal adder is used to do the normal addition for the last stage.

Array multiplier is similar to the conventional mathematical multiplier which is implemented using AND gates, shift registers and adders. It is a time consuming process, but the underlying principle is the simplest of all.

Vedic multipliers are based on the 16 vedic techniques mentioned in ancient Indian mathematical analysis. Present day usage of these techniques using modern EDA (Electronic Design Automation) tools has resulted in designing circuits with minimal hardware.

Carry save multiplier is based on rearranging the array multiplier design slightly in order to avoid carry propagation onto each row and finally adding the carry value to the results of each row.

## **3. Adders**

Adders are an integral part of multipliers, and are the last step in multiplication. Major part of research has been undertaken in the partial product generation side, but considering power reduction in adders will add to the cause of generating low power designs.

### *3.1 Types of adders*

The following adders are taken into consideration for analysing the addition process in the multipliers defined in the previous section.

1. Full Adder
2. Carry Look Ahead Adder

Full adder is a three bit adder which can be implemented using two exclusive OR gates, two AND gates and an OR gate. It is the most basic adder design and is the base for all other adders.

Carry look ahead adder is aimed at increasing the speed of higher bit addition by implementing parallelism. It eliminates the carry rippling effect by modifying the logic in adder design. Thus, n-bit adder can perform the addition of n bits simultaneously without waiting for the previous carry to propagate to the current stage of addition.

## **4. Adiabatic logic**

Adiabatic logic works on the following two principles, “Never turn on a transistor when there is a voltage potential between the source and drain” and “Never turn off a transistor when there is current flowing through it.”<sup>[1]</sup>

Switching power dissipation of CMOS (Complementary Metal Oxide Semiconductor) circuit with capacitive load has a lower limit of  $C_L V_{dd}^2/2$  (where  $C_L$ : Load Capacitance,  $V_{dd}$ : Supply Voltage). Adiabatic switching circuits the switching power dissipation below this lower limit. It allows recycling of energy to reduce the total energy drawn from the power source. Thus, the power which may otherwise get wasted can be reused for the power requirement of the same system.

### *4.1 Challenges in adiabatic system*

Adiabatic technique cannot be implemented for a single part of a single circuit as it is not recommendable in terms of design cost, manufacturing cost and time. So, part of the circuit which consumes large amount of power should be identified and possibility of applying adiabatic logic has to be checked. Also, the more the same type of circuit repeats, more is the gain in the power sector. A repetitive circuit which is bad in terms of power consumption and power dissipation and has a feasibility of applying adiabatic logic has to be first identified. Multiplier is one of the possible circuits as it is power consuming and also a common part in most of the processors. Another main problem that has to be addressed in adiabatic logic is increase in area.

#### 4.2 Types of adiabatic logic styles

The following are some of the adiabatic logic styles commonly used in the low power principles,

1. ECRL (Efficient Charge Recovery Logic)
2. Clocked CMOS adiabatic logic

In ECRL, the power lost during capacitance discharge is reused by providing feedback mechanism to power devices. It performs precharge and evaluation simultaneously. It is a dual rail circuit.

Clocked adiabatic logic is also a dual rail logic to integrate all power control circuitry on the chip which leads to reduced expenses and good power control. Clocked adiabatic logic can also be operated from a dc power supply in a non energy-recovery mode compatible with standard CMOS logic.

#### 5. State of the art

Adiabatic logic systems have been investigated by researchers and some of the works carried out are discussed in brief.


Wallace Dadda and Vedic Dadda multiplier have been implemented using ECRL (Efficient Charge Recovery Logic) adiabatic design and achieved 77% less power compared to conventional CMOS<sup>[2]</sup>. An array multiplier has been implemented using CEPAL (Complementary Energy Path Adiabatic Logic) in 32nm HSPICE tool and 47% reduction in power consumption was achieved<sup>[3]</sup>. A 8\*8 tree multiplier has been implemented using ECRL (Efficient Charge Recovery Logic) adiabatic design in 22nm CADENCE tool and 61.5% less power consumption was observed compared to conventional CMOS<sup>[4]</sup>. A 16 bit logarithmic signal processor has been implemented using clocked adiabatic logic in 0.35 $\mu$ m and 10 times less power consumption than conventional CMOS was achieved<sup>[5]</sup>. 2\*2, 4\*4 and 8\*8 vedic multipliers have been implemented using EEAL(Energy Efficient Adiabatic Logic) and the researchers achieved power saving of 64.3%, 56% and 41% respectively in 0.18 $\mu$ m CADENCE<sup>[6]</sup>. Adiabatic logic has been implemented in 8\*8 tree multiplier and yielded 33% less power compared to conventional CMOS<sup>[7]</sup>.

A full adder has been implemented in ECRL and SQAL (Secured-Quasi Adiabatic Logic) and the researchers achieved 69% less power in ECRL and 71.8% less power in SQAL in 45nm technology<sup>[8]</sup>. Adiabatic logic has been implemented in 4-bit carry look ahead adder and resulted in 25-30% less power compared to the conventional CMOS<sup>[9]</sup>. A semi-custom design has been implemented using PFAL (Positive Feedback Adiabatic Logic) and a power saving factor of 17 times at 10MHz and 7 times power saving at 100MHz was achieved compared to conventional CMOS<sup>[10]</sup>. NAND/NOR gates have been implemented using adiabatic logic and it has been reported that adiabatic logic is best suitable for less than 30MHz applications rather than 1MHz or lower applications<sup>[11]</sup>. A 0.8V CMOS adiabatic differential switch logic circuit has been implemented using bootstrap technique and resulted in 26% less power consumption and 52% smaller propagation delay<sup>[12]</sup>. A 8 bit carry look ahead adder has been implemented using Energy Recovery Adiabatic Logic Family and 2 to 5 times less dissipative circuit was achieved was achieved<sup>[13]</sup>.

Adiabatic QSERL (Quasi Static Energy Recovery Logic ) has been implemented in a 8\*8 carry save multiplier using two complementary sinusoidal supply clocks and 34% energy saving has been reported<sup>[14]</sup>. Clocked CMOS adiabatic logic has been implemented using 1.8 $\mu$ m technology in inverters<sup>[15]</sup>.

## 6. Conclusion

From a comprehensive review of the literature, it is evident that the types of multipliers and adders contribute to a lesser extent in power saving and the way in which type of adiabatic logic is used plays a major extent in power saving as seen in figure 1.



**Figure 1.** Power saving in multipliers by adiabatic logic.

ECRL (Efficient Charge Recovery Logic) and Clocked Adiabatic Logic are types of adiabatic logic which can be looked upon for constructing efficient low power designs using multipliers and adders.

## 7. References

- [1] William C, et al, 1994, Low-power digital systems based on adiabatic switching principles, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2** 4 pp 398-407.
- [2] Ravish Aradhya H V, et al, 2017, Design and performance comparison of adiabatic 8-bit multipliers, *Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER)*, IEEE, Mangalore, India.
- [3] Suresh Kumar Pittala, Jhansi Rani A, 2016, Design of a novel array multiplier using adiabatic logic in 32nm CMOS technology, *IIOAB Journal*, **7** 9 pp 740-745.
- [4] Manash Chanda, et al, 2016, Design and implementation of adiabatic multiplier in sub-threshold regime for ultra low power application, *International Conference On Communication And Signal Processing*, India.
- [5] Gurtac Yemiscioglu, Peter Lee, 2015, Very-Large-scale integration implementation of a 16-bit clocked adiabatic logic logarithmic signal processor, *IET Computers & Digital Techniques*, **9** 5 pp 239-247.
- [6] Manash Chanda, et al, 2013, Novel transistor level realization of ultra low power high speed adiabatic vedic multiplier, *International Multi-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s)*, Kottayam, India.
- [7] Manash Chanda, et al, 2011, Design and analysis a/tree-multiplier using single clocked energy efficient adiabatic logic, *The 2011 IEEE Students' Technology Symposium*, IIT Kharagpur, India.

- [8] Amalin Marina S, et al, 2016, Analysis of full adder using adiabatic charge recovery logic, *International Conference on Circuit, Power and Computing Technologies*, India.
- [9] Manash Chanda, et al, 2015, Implementation of subthreshold adiabatic logic for ultralow-power application, *IEEE Transactions on Very Large Scale Integration (VLSI) System* **23** 12 pp 2782-2790.
- [10] Antonio Blotti, Roberto Saletti, 2004, Ultralow-power adiabatic circuit semi-custom design, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **12** 11 pp 1248-1253.
- [11] Massimo Alioto, et al, 2002, NAND/NOR adiabatic gates: power consumption evaluation and comparison versus the fan-in, *IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications*, **49** 9 pp 1253-1262.
- [12] Zhang Y, Chen H H and Kuo J B, 2002, 0.8V CMOS adiabatic differential switch logic circuit using bootstrap technique for low-voltage low-power VLSI, *IEEE Electronics Letters*, **38** 24 pp 1497-1499.
- [13] Suhwan Kim, et al, 2001, True single-phase adiabatic circuitry, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **9** 1 pp 52-63.
- [14] Yibin Ye, et.al, 2001, QSERL: Quasi-Static Energy Recovery Logic, *IEEE Journal of Solid-State Circuits*, **36** 2 pp 239-248.
- [15] Dragan Maksimovic, et al, 2000, Clocked CMOS adiabatic logic with integrated single-phase power-clock supply, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **8** 4 pp 460-463.