

Optimization Techniques for CNT Based VLSI Interconnects — A Review*

A. Karthikeyan[†] and P. S. Mallick[‡]

*School of Electrical Engineering, VIT University,
Vellore, Tamil Nadu 632014, India*

[†]karthikeyan.arun@vit.ac.in

[‡]psmallick@vit.ac.in

Received 29 January 2016

Accepted 18 August 2016

Published 28 September 2016

Interconnects plays an important role in integrated circuits. Copper is used as an interconnect material, but beyond 22 nm technology node it faces many problems due to grain boundary scattering, and therefore carbon nanotubes are the most promising future interconnect materials. Various techniques and approaches such as driver sizing, repeater sizing, repeater insertion, wire sizing, wire spacing, shielding, boostable repeater were used by various researchers. Many of these techniques can be utilized for future CNT based VLSI interconnects as well. This paper presents a detailed discussion on the techniques and approaches of past, present and future relevant for interconnects of VLSI circuits.

Keywords: Interconnect; buffer; repeater insertion; delay; crosstalk; VLSI.

1. Introduction

Increasing number of transistors in the same area is creating problems in integrated circuits (ICs). The longer length of interconnects increases the delay which affects the performance of ICs. To reduce the delay, the interconnects are divided into shorter segments by inserting repeaters which is called repeater insertion. Boostable repeaters are also used to improve the speed of interconnects, which can raise the internal voltage rail to improve the switching speed. Apart from repeater insertion, the performance can be improved by shielding the interconnects. Basically two types of shielding are there, active shielding and passive shielding. In case of passive shielding the shield wires are tied to ground or power lines, in active shielding the guard line is driven with the same buffers where the source is same as the desired line. Resistance and capacitance of the interconnect depends on wire geometry, i.e., the height, width

*This paper was recommended by Regional Editor Piero Malcovati.




Fig. 1. Crosstalk in interconnects.

and spacing. Shrinking of wire width increases the resistance, so the wire width has to be increased to reduce the resistance, which may lead to increase in capacitance, which causes the delay and power dissipation.

The delay of a wire grows quadratically with respect to the length; the signal delay tends to be dominated by RC effect.¹ The better option of reducing RC delay is to use better interconnect materials. Carbon nanotubes have lesser resistivity compared to copper, so they act as better interconnect materials for reducing the delay. Based on the applications it is impossible to avoid long wires, for example in case of address lines in memories.¹ So these long wires lead to excessive propagation delay. Scaling of interconnects is also essential when number of transistors are more in the same area, otherwise this may lead to crosstalk. Crosstalk effect also induces delay in signal transmission. When two transmission lines are in parallel as shown in Fig. 1, switching transients in one line which is called aggressor may induce a coupling effect to another line called victim. This coupling leads to a coupling capacitance between the aggressor and victim line, and the victim line will try to induce a delay into the aggressor line, which is called the crosstalk induced delay.

Unwanted coupling can cause signal integrity problems and voltage spikes at the output. Impact of parasitics on crosstalk noise and delay was discussed in detail.²

2. Performance Comparison of CNT Interconnects with Copper Interconnects

The electrical and mechanical properties of carbon nanotubes are better as compared to the copper. Since the conductance of CNT is more compared to copper, it can be a better candidate as interconnect in ICs. CNTs are available in different configurations as bundles and it is possible to adjust the metallic tube ratio, bundle dimensions, etc. These adjustments can lead to reduce resistance which has more impact on

delay. CNT bundles are preferred since the resistivity of a single CNT is higher. It has been shown that, Mixed CNT bundle interconnects using CNT-FET as driver operates with low power and high speed compared to a copper interconnect with CMOS as driver.³ Table 1 shows the properties of SWCNT and MWCNT as compared to copper material.

Due to the higher current density of CNT materials, the electro migration will be lesser effective than copper interconnects. Alam *et al.*⁵ have compared the capacitance of copper and CNT bundles for intermediate and global interconnect levels. The capacitance values are 1.13% lesser in case of intermediate interconnects and 1.27% lesser in case of global interconnects for CNTs as compared to Cu. Delay and power dissipation are directly proportional to capacitance. Reduction of capacitance in CNT bundles leads to high speed and low power interconnects. Performance of SWCNT bundle interconnects is shown to be better compared to copper interconnects at giga scale and tera scale operating speeds.^{6,7} SWCNT bundle interconnects provide lesser power dissipation and more improvement in delay at global lengths compared to the conventional copper interconnects,⁸ and SWCNT bundle interconnects have lower signal delay with technology scaling.⁹

Buffer insertion in copper interconnects leads to increase in power dissipation compared to SWCNT bundles. Ceyhan *et al.*¹⁰ have compared the SWCNT bundles with copper and shown that the resistance per unit length of the SWCNT bundles are lesser for increase in wire width. Individual SWCNTs can also compete with minimum sized copper interconnects.

Repeater insertion in MWCNT interconnects effectively reduce the time delay than repeater insertion in Copper interconnects.^{11,12} The optimum numbers of repeaters required for MWCNT interconnects are lesser than copper interconnects at all the levels. Table 2 shows the comparison of MWCNT and copper interconnects for different technology nodes at local, intermediate and global levels. The delay and the optimum number of repeaters are lesser for MWCNT interconnect with an increase in optimum size of the repeater. Cross talk induced delay generated by MWCNT interconnects are comparatively lesser than copper interconnects.¹³ In ICs, dynamic power dissipation is directly proportional to the square of the operating

Table 1. Properties of carbon nanomaterials relevant to VLSI interconnects (see Ref. 4).

	Copper	SWCNT	MWCNT
Maximum current density (A/cm ²)	10 ⁷	> 10 ⁹	> 10 ⁹
Melting point	1356	3800	3800
Tensile strength (GPa)	0.22	22.2 ± 2.2	11–63
Thermal conductivity (10 ³ W/m-K)	0.385	1.75–5.8	3
Temperature coefficient of resistance (×10 ⁻³ /K)	4	< 1.1	-1.37
Mean free path	40	> 10 ³	2.5 × 10 ⁴

Table 2. Comparison of copper and MWCNT interconnects.

Technology node	Material	Length	Delay variation	Optimum no. of repeaters	Optimum size of repeater
14 nm ¹¹	MWCNT	Global level	(40–1100)ps	10	38
		Intermediate level	(5–1100)ps	N. A.	N.A
		Intermediate level	(150–200)ps	12	35.6–38
22 nm ¹¹	MWCNT	Copper	(200–580)ps	38	19.6
		Global level	(125–200)ps	2	275.4
	Copper	Global level	(200–420)ps	7	164.8
45 nm ¹²	MWCNT	Global level	(10–450)ps	5	
		Intermediate level	(3.5–11)ps		
		Local level	(2.2–2.85)ps		
	Copper	Global Level	(20–1800)ps	11	
		Intermediate level	(3.8–17)ps		
		Local level	(2.15–2.7)ps		

voltage. Operating the device at higher voltages may reduce the delay, but leads to more power consumption. Most of the portable devices and sensor networks require low power to minimize the energy consumption. Minimizing the energy consumption leads to longer battery life. Ultra-low power applications are in demand for reduced power dissipation. Low power can be achieved by scaling the supply voltage below the threshold voltage. Scaling the supply voltage also leads to increase in delay.

Many researchers focused on operating the interconnects at sub threshold voltage levels.^{14–17} Pable *et al.*¹⁴ have shown that the increase of global interconnect resistance and driver resistance at the sub threshold level affects the performances of interconnect. They have also shown that performances of SWCNTs are better than copper at short and intermediate interconnect lengths, but in global interconnects at deep sub threshold conditions individual SWCNTs are better, compared to copper which is only better at moderate sub threshold conditions.¹⁵ The overall performances of SWCNTs are far better than copper in most of the sub threshold operating regions for all interconnect lengths. Their work demonstrated that the individual SWCNTs preferable at sub threshold conditions. Jamal *et al.*¹⁶ have shown that the individual SWCNTs are preferable as interconnects for high speed and less energy dissipation at sub threshold operating voltage. Optimizing the interconnect drivers to operate the FPGA at near sub threshold region, and the possibility of inserting repeaters and suitability of CNT as interconnect were done.¹⁷ Crosstalk is another concern in VLSI interconnects. A randomly distributed mixed CNT bundle is presented for the analysis of crosstalk induced delay.¹⁸ Further, in-depth analysis of modeling of mixed CNT bundles^{19,20} and additional parameters of inter-CNT capacitance and tunneling conductance is also presented.²¹ DWCNT bundle interconnects are more suitable than SWCNT bundle interconnects for reduction of crosstalk.²² Performances of interconnects are also affected by increase of temperature. Thermal Conductivities of CNTs are more than copper as shown in Table 1. CNTs can operate with a nominal level even at higher temperatures. Crosstalk noise

voltage levels in CNT is lower than the copper conductors, when there is a rise in interconnect temperature.²³ Considering the inductive effects of copper and CNTs, bundled SWCNT interconnect based buffering can effectively reduce the delay with optimized number of buffers.²⁴ The works show that individual SWCNTs can be preferred for sub threshold operations, and MWCNTs are more suitable for repeater insertion, which has optimum number of repeaters with lesser delay.

3. Repeater Insertion

Lengthy interconnects can be made into shorter segments by introducing the intermediate buffers called repeaters.¹ Repeater insertion is a common technique for driving long global interconnects.²⁵ Optimal number of repeaters and repeater size has to be designed such that, the delay due to repeaters must not increase the overall interconnect delay. The optimal number of repeaters that minimizes the overall delay can be given by¹

$$m_{opt} = L \sqrt{\frac{0.38rc}{t_{pbuf}}} = \sqrt{\frac{t_{pwire(unbuffered)}}{t_{pbuf}}} \quad (1)$$

and the minimum delay is given by¹

$$t_{p,opt} = 2\sqrt{t_{pwire(unbuffered)}t_{pbuf}} \quad , \quad (2)$$

when the delay of individual wire segment is made equal to that of repeater. Here t_{pbuf} is the fixed delay of repeaters.

3.1. Algorithms and methodology for repeater insertion

Various algorithms for repeater insertion has been introduced to reduce the delay in copper interconnect. Most of the repeater insertion techniques are concentrated on reducing the delay, but noise also affects the performance of the global interconnects. Charles *et al.*²⁶ presented a buffer insertion technique using three algorithms for noise avoidance in single sink, multiple sink and simultaneous noise and delay optimization. Using this algorithm they have shown that buffer insertion can provide a suitable environment for simultaneous optimization of timing and noise. Routing in ICs can minimize the total wire length and number of vias. Therefore, routing can be used to complete all the connections without increasing the chip area. The constraints of routing in IC's are placement of cells, number of routing layer requirements. Macro cells in the integrated circuits are useful for routing of wires into that, but they act as obstacles for buffers. Maze Routing Algorithm was used to find a shortest connection between the source and destination node in ICs.

Muhammet *et al.*²⁷ proposed a scalable Maze routing algorithm which satisfies the exact constraints for routing, but it does not provide a solution for buffer insertion. Both buffer insertion and routing are necessary for optimization in interconnects.

Another work by Hai Zhou *et al.*²⁸ introduced a new algorithm which solves, both Maze routing and buffer insertion problems, by considering the buffer location restrictions points in the macro cells. The objective of optimal buffer insertion is to find the exact location to insert buffers which satisfy the delay constraints. A fast algorithm to compute the optimal buffer insertion for multiple pin nets was identified, which also reduces the buffer cost and improves the running time²⁹ and it does not identify the exact buffer location points. Since macro cells act as obstacles for buffer insertion, buffer insertion at those points are difficult. Identifying the exact location of buffer is necessary.

Bagheri *et al.*³⁰ have introduced an algorithm to detect the optimized buffer size and best location for buffer insertion. Here the delay and power are considered as two components, early turn delay and early turn power, end-to-end delay and end-to end power. This technique detects the early turn points as proper location for buffer insertion.³⁰ Signals through the entire chip passes through n number of clock cycles requires pipelined interconnects, which are designed to reach the latency constraints. A new latency aware technique for the concurrent insertion of repeaters by considering the clock skew in pipelined interconnects were designed to minimize the overall latency of propagated signals.³¹ In clock networks, a new methodology for design space is constructed for the interconnects.³² A new buffer model using alpha power law was proposed which have less error compared to conventional model. The model was improved by taking the overshoot effect into consideration.³³ Alaa *et al.* have designed an improved RC model for buffer insertion, which reduces the delay of interconnects using lesser and smaller buffers. They also compared various RC models and showed that π configuration yields better accuracy.³⁴ Supply voltage and threshold voltage also play a major role in the design of interconnects, reducing the supply voltage leads to delay, and improves the energy efficiency.

Zarrabbi *et al.*³⁵ has designed the interconnections with minimum energy requirements by considering the supply voltage and threshold voltage of device. Based on input transition time, an equation for buffer sizing was derived to get the number of repeaters and driver size for optimized delay.³⁶ Most of the repeater insertion techniques were used as serial repeaters. Performance of parallel repeaters is better than serial repeaters.^{37,38} For high speed signaling, parallel repeaters are more suitable. A new mathematical modeling for parallel repeater insertion in SoC interconnects were derived by taking the repeater pull down resistance in parallel with the interconnect.³⁷ Regeneration techniques in serial and parallel repeaters were compared. A better speed and area for parallel regeneration is achieved for longer lengths.³⁸ Performance of interconnects can also degrade due to the increase of temperature in integrated circuits. Temperature dependent model of various repeaters and drivers were investigated.³⁹⁻⁴¹ Alizadeh *et al.*³⁹ have identified that in driver and repeater models high temperature leads to slow response of repeaters and low temperature leads to crosstalk noise.

3.2. Power optimization in interconnects

Based on Moore's law, the numbers of transistors in integrated circuits are getting doubled for every eighteen months. Scaling of transistors leads to short channel effects, leakage currents, problems in controlling the threshold voltage of transistors. Similarly the feature size reduction also affect the interconnects in terms of delay and power dissipation. Power optimization is more important in integrated circuits due to the advancement of low power devices. Power optimal repeater insertion techniques for global buses were addressed by Fatemi *et al.*⁴² They used MTCMOS technique to calculate the repeater size and repeater distance. Here leakage power consumption is reduced with a small delay penalty. The authors⁴² have concentrated only on leakage power reduction, and still the total power dissipation may increase. A new methodology was developed to calculate the repeater size and interconnect length which minimizes total power dissipation with a delay penalty. Since all the global interconnects may not be in the critical path, a small delay penalty can be tolerated on the noncritical paths.⁴³ An optimization technique to reduce delay, delay variation, power consumption in interconnects was designed and also a design space was obtained to reduce the complexity in clock networks.³² Changes in operating voltage or operating frequency induce power dissipation. Increase in frequency of switching in a transistor causes more dynamic power dissipation.

Zarrabbi *et al.*⁴⁴ have designed interconnects for minimum energy requirements by considering the dynamic output resistance characteristics of repeaters for all the operating states. Repeaters can reduce the propagation delay and signal declaration. Dynamic power dissipation occupies 50% of total interconnect power dissipation. It is mainly due to repeaters charging and discharging the interconnect. Among these, 90% of this power dissipation occurs particularly in 10% of the interconnects.

Most of the works were concentrated on design of repeaters, static power dissipation and dynamic power dissipation for fixed loads. Changes in output loading of the transistors vary dynamic power dissipation. Based on the loading conditions the repeater or driver can be changed. Weerasekera *et al.* have designed a smart repeater for on-chip interconnects driving capacitive coupled interconnects and energy saving is achieved by maintaining interconnect loads relatively constant.⁴⁵ Electro migration (EM) is another issue in the VLSI interconnects which affects the reliability, and even it can cause failure of a circuit. Electro migration is the forced movement of metal ions due to electric field. In on-chip interconnects it causes wire resistance to increase under stress and it limits the maximum current densities. When the resistance increases to certain degree, it affects the chip performance or even causes malfunction. A scheme for trade-off between power integrity and EM reliability was met by investigating the natural redundancy of power grid. Cost of improving power grid EM reliability is also reduced.⁴⁶

3.3. Approaches in repeater insertion

An analytical model for repeater size and repeater insertion lengths for a particular technology and architecture was introduced.²⁵ Based on this model, new approaches were introduced in repeater insertion techniques.^{28,33,47,48} Repeaters are used to reduce the delay and restore the signal. Repeaters also have some switching time that contributes to signal delay. So, sizing of repeater has to be done efficiently by considering its delay. Under normal circumstance, CMOS inverters are used as repeaters because CMOS inverters have fewer transistors. Charging and discharging is fast and the signal has to pass through fewer transistors. Proper sizing of CMOS inverters reduces delay and power dissipation. CMOS inverters have more static power dissipation.¹ Crosstalk is another issue in closely packed ICs which increases delay as discussed. Schmitt trigger is another approach which has lower threshold voltage. Due to this, they have lower rise time for the signals, which reduces the delay and noise glitches. Schmitt trigger can respond faster for a slowly changing input. Schmitt trigger buffers perform better compared to CMOS inverter buffers for delay, power dissipation and crosstalk noise.⁴⁷ Another approach of using Schmitt trigger as buffer reduces the crosstalk and delay for frequencies of up to 20 GHz.⁴⁹

These works show that the response of Schmitt trigger is faster due to lower threshold voltage. Optimizing the global interconnects for power delay product produces a much smaller increase in both power and delay as compared to separately optimizing power and delay. If the length of the interconnect increases, the difference in optimum width for minimum power and minimum delay also increases. Magdy *et al.* have introduced power delay area product in a repeater system by considering system area⁵⁰ and neglecting crosstalk. Reducing the distance between two parallel interconnects due to closely packing also leads to more crosstalk. Optimization has to be done by considering delay, power and crosstalk.

Performance of power delay crosstalk product is compared with power delay product. Power delay crosstalk product is best suited to determine optimum number of repeaters for reducing power, delay and crosstalk.⁵¹ When transistor performs more switching, it leads to more dynamic power dissipation. Due to this, overheating of the chip occurs which reduce the lifetime of the chip. Power dissipation increases with technology scaling. This is due to the dominating of leakage current components. A low power transmission gate (LPTG) based CMOS buffer circuit was designed, which has less leakage components and reduces the power dissipation with a delay penalty.⁴⁸ A smart repeater minimizes delay and jitter for capacitively coupled global interconnects. Transmission gates and CMOS inverters were used to alter the drive pattern dynamically that depends on bit pattern.⁴⁵ The authors^{45,48} have concentrated on different approaches using transmission gates to reduce the leakage power component in repeaters. A new methodology is proposed by modeling the repeater pull-down resistance in parallel with the interconnect. This provides optimized design, such as position and sizes of repeaters required for interconnect

regeneration.³⁷ Capacitive crosstalk in parallel buses were analyzed and the expression for delay and buffer size were derived.⁵² Simultaneous buffer insertion and uniform wire sizing is performed through a proposed cost function for optimization of delay and crosstalk.⁵³

3.4. Boostable repeaters and drivers


Power efficiency is one of the main challenges in nanometer regime. Circuit aging and process variations are the major difficulties in nanometer process, still there are concerns on reducing variation effects. Boostable repeaters can be used to boost the switching speed. Boostable repeaters can raise its internal voltage rail to boost its switching speed. A boostable repeater which achieves a fine grained voltage adaptation was designed.⁵⁴ A novel boosting structure has been designed using double gate all around (DGAA) transistors which plays an important role in high speed ICs for speeding up the signal propagation in critical path.⁵⁵

A capacitive boosted buffer technique for energy efficient variation tolerant sub-threshold interconnects has been introduced. The proposed boosted buffer improves boosting efficiency to realize delay and power reduction.⁵⁶ Booster can be used for driving the bidirectional lines. Less number of boosters are required to drive the interconnect with same length, area and power. Optimization of booster is also necessary for delay and area reduction. A new rule was derived for insertion and sizing of boosters, which determine the number of boosters that can save area, power to obtain the speed over repeaters.⁵⁷ A performance boosting technique for delay insensitive on-chip interconnects was presented and, this technique leads to high throughput and power efficient communication of signals with delay variation insensitivity.⁵⁸


Boosting of drivers can also improve the signal transition compared to boostable repeaters. Optimization of driver transistors can have more impact on delay. Ho *et al.*⁵⁹ have designed a high boosting pre-driver and compared with conventional repeater at sub-threshold supply voltage. The proposed driver has higher concentration at process and temperature variation than conventional repeaters and reduced the sensitivity on temperature fluctuations. The works were done for boosting the signal speed by introducing the boosting techniques at driver and repeater stages of interconnect.

4. Other Optimization Techniques in Interconnects

Crosstalk between two parallel lines increases when the lines run parallel for higher length.¹ Shielding in high speed integrated circuits is a common way to reduce crosstalk noise. Shielding is placing ground or power lines at the sides of a victim signal line to reduce noise and delay uncertainty. Crosstalk between two coupled interconnect is neglected when a shield is inserted between the lines. Shield lines can



(a) Passive shielding method (see Ref. 64)



(b) Active shielding method (see Ref. 64)

Fig. 2. Passive and active shielding methods.

also increase noise coupling due to power/ground noise.⁶⁰ Shield line isolates the voltage switching activities of the neighboring lines due to switching capacitance. Two types of shielding methods have been developed — active shielding⁶¹ and passive shielding.⁶² In passive shielding, power or ground lines are routed as shield lines between critical interconnects to minimize the noise coupled between aggressor-to-victim line. Active shielding use dedicated shield lines with switching signals. Performance of active shield in reducing crosstalk is better than passive shield but requires additional area and consumes more power. Performances of resource based simultaneous shield and repeater insertion are better compared to only shielding or only repeater insertion which can optimize either delay or power.⁶³ Actively shielded wires have better performance in terms of delay and signal slopes compared to passively shielded wires at the expense of higher power consumption.⁶² The technique has to be chosen based on the parameters to be optimized, i.e., area, power, and delay. Mehri *et al.*⁶⁴ have investigated that passive shielding (Fig. 2(a)) have a better resistance against electromagnetic waves, which reduces crosstalk, and active shielding (Fig. 2(b)) is the better choice for optimizing delay.⁶⁴

A crosstalk noise model is used to evaluate the effectiveness of shield insertion. A shield line in the vicinity of signal line which can reduce inductive coupling. A new shield insertion technique is investigated by taking the shield line for every global line

in the upper metal layers for controlling crosstalk noise.⁶¹ Surfing interconnect is a pipeline technique which is designed to attenuate timing uncertainty to allow more aggressive timing in noisy environment. It is used for wave pipelined serial interconnect to increase the data transfer rate. Two novel surfing techniques using uniform and nonuniform repeaters for differential wave pipelined serial interconnects were introduced. A controllable inverter pair is used for higher data transfer rate through differential on-chip signaling interconnects.⁶⁵

5. Optimization in Carbon Nanotube Interconnects

The individual SWCNTs have a ballistic resistance of $6.45 \text{ k}\Omega$. To reduce the impact of single SWCNT, bundle of SWCNTs in parallel are required to provide high conductance. Optimization techniques used for copper interconnects can be applied to carbon nanotube interconnects. Repeater insertion in CNT interconnect is more feasible as compared to copper interconnects. Performance of CNT bundle interconnect at global level is better compared to copper interconnects.

The number of repeaters and the repeater size required for the same interconnect length is lesser compared to the copper interconnect.⁶⁶ Insertion of repeaters in MWCNT interconnects can effectively reduce the total time delay. A closed form expression to estimate the time delay of MWCNT interconnect by repeater insertion is presented.¹¹

The number of repeaters required in MWCNT interconnects for the same dimension is lesser to that of copper interconnects.^{11,12} A semi analytical delay estimation model is proposed which can perform a fast analysis of MWCNT global interconnects in terms of delay, buffer insertion and crosstalk. At global and intermediate interconnect levels MWCNT is faster compared to copper interconnect.¹² Optimal number of repeaters remains unchanged with the variation of repeater size. Bundled SWCNT and MWCNT have few number of repeaters compared to copper.

Contact resistance of MWCNT is comparably higher than SWCNT. Impact of contact resistance has to be considered for MWCNT for optimal repeater insertion, since it is very sensitive to variation of contact resistance.⁶⁷ Crosstalk in carbon nanotube interconnects can be reduced by using semiconducting CNTs at the periphery and metallic CNTs in the core of CNT bundle.⁶⁸

Temperature is another issue that affects the performance of interconnects. Temperature dependent analysis shows that copper interconnects are faster than CNT interconnects at high temperatures.⁴⁰ The performances of MWCNT bundle are better in power, delay and power delay product than SWCNT bundle interconnects.⁴¹

6. Conclusion

The optimization techniques required for interconnects are studied here. Most of the optimization techniques were investigated earlier for copper interconnects.

The optimization techniques for “repeater insertion” in CNTs can give better results compared to copper. The techniques like shielding, skewing, surfing for a pipelined interconnect were not implemented for CNT interconnects till date as per our knowledge. Repeater insertion with shielding in CNT interconnects can also provide a better performance. Compatibility of silicon with carbon materials can produce better optimization. These optimization techniques can be applied to different configuration of CNTs as well.

References

1. J. Rabaey, A. Chandrakasan and B. Nikolic, *Digital Integrated Circuits: A Design Perspective*, 2nd edn. (Prentice Hall of India, 2003).
2. D. K. Sharma, B. K. Kaushik and R. K. Sharma, Impact of driver size and interwire parasitics on crosstalk noise and delay, *J. Eng. Des. Technol.* **12** (2014) 475–490.
3. A. K. Kureshi and Mohd. Hasan, Analysis of CNT bundle and its comparison with copper interconnect for CMOS and CNFET drivers, *J. Nano Mater.* **2009** (2009) 1–6.
4. H. Li, C. Xu, N. Srivastava and K. Banerjee, Carbon nanomaterials for next-generation interconnects and passives: Physics, status, and prospects, *IEEE Trans. Electron Dev.* **56** (2009) 1799–1821.
5. T. Alam, R. Dhiman, R. Chandel and D. Solanki, Mixed carbon Nanotube Bundle: Capacitance Analysis and Comparison with copper interconnect, *Int. Conf. Emerging Trends in Electrical and Computer Technology (ICETECT)*, India, 2011.
6. A. Naeemi, R. Sarvari and J. D. Meindl, Performance comparison between carbon nanotube and copper interconnects for gigascale integration, *IEEE Electron Device Lett.* **26** (2005) 84–86.
7. C. P. S. M. Nogueira and J. G. Guimarães, Comparison between SWCNT interconnects and copper interconnects for GSI and TSI integrated circuits, *Int. J. Syst. Signal Process.* **9** (2015) 289–295.
8. N. Srivastava, F. Kreupl and K. Banerjee, On the applicability of single-walled carbon nanotubes as VLSI interconnects, *IEEE Trans. Nanotechnol.* **8** (2009) 542–559.
9. L. Qian, Z. Zhu, R. Ding and Y. Yang, Performance analysis of single-walled carbon nanotube bundle interconnects for three-dimensional integration applications, *Micro Nano Lett.* **8** (2013) 56–58.
10. A. Ceyhan and A. Naeemi, Cu interconnect limitations and opportunities for SWNT interconnects at the end of the roadmap, *IEEE Trans. Electron Dev.* **60** (2013) 374–382.
11. F. Liang, G. Wang and W. Ding, Estimation of time delay and repeater insertion in multiwall carbon nanotube interconnects, *IEEE Trans. Electron Dev.* **58** (2011) 2712–2720.
12. M. Gholipour and N. Masoumi, Efficient inclusive analytical model for delay estimation of multi-walled carbon nanotube interconnects, *IET Circuits Dev. Syst.* **6** (2012) 252–259.
13. F. Liang, G. Wang and H. Lin, Modeling of crosstalk effects in multiwall carbon nanotube interconnects, *IEEE Trans. Electromagn. Compat.* **54** (2012) 133–139.
14. S. D. Pable, Z. H. Mohd. Hasan, S. A. Abbasi and A. R. M. Alamoud, Interconnect optimization to enhance the performance of sub threshold circuits, *Microelectron. J.* **44** (2013) 454–461.
15. S. D. Pable and Mohd. Hasan, Interconnect design for subthreshold circuits, *IEEE Trans. Nanotechnol.* **11** (2012) 633–639.

16. O. Jamal and A. Naeemi, Ultralow-power single-wall carbon nanotube interconnects for sub threshold circuits, *IEEE Trans. Nanotechnol.* **10** (2011) 99–101.
17. S. D. Pable and Mohd. Hasan, High speed interconnect through device optimization for sub threshold FPGA, *Microelectron. J.* **42** (2011) 545–552.
18. M. K. Majumder, P. K. Das, V. R. Kumar and B. K. Kaushik, Crosstalk induced delay analysis of randomly distributed mixed CNT bundle interconnect, *J. Circuits Syst. Comput.* **24** (2015) 1550145-1–1550145-15.
19. P. U. Sathyakam and P. S. Mallick, Transient analysis of mixed carbon nanotube bundle interconnects, *Electron. Lett.* **47** (2011) 1134–1136.
20. P. U. Sathyakam and P. S. Mallick, Towards realisation of mixed carbon nanotube bundles as VLSI interconnects: A review, *Nano Commun. Netw.* **3** (2012) 175–182.
21. P. U. Sathyakam and P. S. Mallick, Inter-CNT capacitance in mixed CNT bundle interconnects for VLSI circuits, *Int. J. Electron.* **99** (2012) 1439–1447.
22. S.-N. Pu, W.-Y. Yin, J.-F. Mao and Q. H. Liu, Crosstalk Prediction of single- and double-walled carbon-nanotube (SWCNT/DWCNT) bundle interconnects, *IEEE Trans. Electron. Comput.* **56** (2009) 560–568.
23. M. K. Rai and S. Sarkar, Temperature dependant crosstalk analysis in coupled single-walled carbon nanotube (SWCNT) bundle interconnects, *Int. J. Circuit Theory Appl.* **43** (2015) 1367–1378.
24. J. Wang, L. Liu and Y. Z. S. Hu, Buffering carbon nanotube interconnects considering inductive effects, *J. Circuits Syst. Comput.* **25** (2016) 1650093-1–1650093-17.
25. H. B. Bakoglu, *Circuit, Interconnections and Packaging for VLSI* (Addison-Wesley, Reading, MA, 1990).
26. C. J. Alpert, A. Devgan and S. T. Quay, Buffer insertion for noise and delay optimization, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **18** (1999) 1633–1645.
27. M. M. Ozdal and R. F. Hentschke, Algorithms for maze routing with exact matching constraints, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **33** (2014) 101–112.
28. H. Zhou, D. F. Wong, I.-M. Liu and A. Aziz, Simultaneous routing and buffer insertion with restrictions on buffer locations, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **19** (2000) 819–824.
29. W. Shi and Z. Li, A fast algorithm for optimal buffer insertion, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **24** (2005) 879–891.
30. A. Bagheri and N. Masoumi, Reducing expected delay and power in FPGAs using buffer insertion in single-driver wires, *Microelectron. J.* **43** (2012) 1038–1045.
31. P. Cocchini, A methodology for optimal repeater insertion in pipelined interconnects, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **22** (2003) 1613–1624.
32. A. Narasimhan and R. Sridhar, Variability aware low-power delay optimal buffer insertion for global interconnects, *IEEE Trans. Circuits Syst. I* **57** (2010) 3055–3063.
33. M. Mehri, M. H. M. Kouhani, N. Masoumi and R. Sarvari, New approach to VLSI buffer modeling, considering overshooting effect, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **21** (2013) 1568–1572.
34. A. R. Al-Taeef, F. Yuan and A. Ye, An improved RC model for VLSI interconnects with applications to buffer insertion, *Analog Integr. Circuit Signal Process* **79** (2014) 105–113.
35. H. Zarrabi, A. Al-Khalili and Y. Savaria, Vt-conscious repeater insertion in power-managed VLSI, *Int. Symp. Integrated Circuits (ISIC)* (2014), Nanyong Technological University, Dec. 10–12, pp. 99–102, Singapore, 2014, doi: 10.1109/ISICIR.2014.7029470.
36. D. Deschacht, Optimum repeater insertion to minimize the propagation delay into 32 nm RLC interconnect, *IEEE Electrical Design of Advanced Packaging and Systems Symp., EDAPS*, China, 2011.

37. F. R. Awwad, M. Nekili, V. Ramachandran and M. Sawan, On modeling of parallel repeater-insertion methodologies for SoC interconnects, *IEEE Trans. Circuits Syst. I* **55** (2008) 322–335.
38. F. R. Awwad and M. Nekili, Regeneration techniques for RLC VLSI interconnects, *The 13th Int. Conf. Microelectronics*, Rabat, Morocco, 29–31 October 2001.
39. A. Alizadeh and R. Sarvari, On temperature dependency of delay for local, intermediate, and repeater inserted global copper interconnects, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Jan 2015.
40. A. Alizadeh and R. Sarvari, Temperature-dependent comparison between delay of CNT and copper interconnects, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2015.
41. K. Singh and B. Raj, Temperature-dependent modeling and performance evaluation of multi-walled CNT and single-walled CNT as global interconnects, *J. Electron. Mater.* **44** (2015) 4825–4835.
42. H. Fatemi, B. Amelifard and M. Pedra, Power optimal MTCMOS repeater insertion for global buses, *ISLPED'07*, 27–29 August 2007, Portland, Oregon, USA.
43. K. Banerjee and A. Mehrotra, A power-optimal repeater insertion methodology for global interconnects in nanometer designs, *IEEE Trans. Electron Dev.* **49** (2002) 2001–2007.
44. H. Zarrabi, A. J. Al-Khalili and Y. Savaria, Repeater insertion in power managed VLSI systems, *GLSVLSI'11*, May 2–4, 2011.
45. R. Weerasekera, D. Pamunuwa, L.-R. Zheng and H. Tenhunen, Minimal-power, delay-balanced SMART repeaters for global interconnects in the nanometer regime, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **16** (2008) 589–593.
46. D.-A. Li, M. Marek-Sadowska and S. R. Nassif, A method for improving power grid resilience to electromigration-caused via failures, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **23** (2015) 118–130.
47. S. Saini, A. M. Kumar and S. Veeramachaneni, An alternative approach to buffer insertion for delay and power reduction in VLSI interconnects, *23rd Int. Conf. VLSI Design*, pp. 411–416, 2010.
48. V. K. Sharma and M. Pattanaik, VLSI scaling methods and low power CMOS buffer circuits, *J. Semiconductors* **34** (2013) 095001-1–095001-18.
49. S. Singh and V. S. Verma, Reduction of crosstalk noise and delay in VLSI Interconnects using Schmitt trigger as a buffer and wire sizing, *Adv. Comput. Inf. Technology, AISC* 178, pp. 677–686, 2013.
50. M. A. El-Moursy and E. G. Friedman, Optimum wire sizing of RLC interconnects with repeaters, *Integr. VLSI J.* **38** (2004) 205–225.
51. B. K. Kaushik, R. P. Agarwal, S. Sarkar, R. C. Joshi and D. S. Chauhan, Repeater insertion in crosstalk-aware inductively and capacitively coupled interconnects, *Int. J. Circuit Theory Appl.* **39** (2011) 629–647.
52. D. Pamunuwa and H. Tenhunen, Repeater insertion to minimize delay in coupled interconnects, *Proc. 14th Int. Conf. VLSI Design (VLSID '01)*, p. 513, IEEE Computer Society Washington, DC, USA.
53. F. Hasani and N. Masoumi, Interconnect sizing and spacing with consideration of buffer insertion for simultaneous crosstalk-delay optimization, *Int. Conf. Design & Technology of Integrated Systems in Nanoscale Era*, 2008, March 25–27, Iran, pp. 1–6, doi: <http://10.1109/DTIS.2008.4540218>.
54. K.-N. Shim and J. Hu, Boostable repeater design for variation resilience in VLSI interconnects, *IEEE Trans. Very Large Scale Integr. Syst.* **21** (2013) 1619–1631.

55. J. Lee, M. Ryu and Y. Kim, On-chip interconnect boosting technique by using of 10-nm double gate-all-around (DGAA) transistor, *IEICE Electron. Express*. **12** (2015) 1–11.
56. Y. Chang, P.-T. Huang and W. Hwang, A capacitive boosted buffer for energy-efficient and variation-tolerant sub-threshold interconnect, www.ipsoc.eic.nctu.edu.tw.
57. A. Nalamalpu, S. Srinivasan and W. P. Burlison, Boosters for driving long onchip interconnects—Design issues, interconnect synthesis, and comparison with repeaters, *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **21** (2002) 50–62.
58. E. Nigussie, S. Tuuna, J. Plosila, P. Liljeberg, J. Isoaho and H. Tenhunen, Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects, *IET Circuits Dev. Syst.* **5** (2011) 505–517.
59. Y. Ho, H.-K. Chen and C. Su, Energy-effective sub-threshold interconnect design using high-boosting predrivers, *IEEE J. Emerging Select. Topics Circuits Syst.* **2** (2012) 307–313.
60. S. Köse, E. Salman and E. G. Friedman, Shielding methodologies in the presence of power/ground noise, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **19** (2011) 1458–1468.
61. J. Zhang and E. G. Friedman, Crosstalk modeling for coupled RLC interconnects with application to shield insertion, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **14** (2006) 641–646.
62. H. Kaul, D. Sylvester and D. Blaauw, Active shields: A new approach to shielding global wires, *Proc. ACM Great Lakes Symp. VLSI*, pp. 112–117, April 2002.
63. R. Jakushokas and E. G. Friedman, Resource based optimization for simultaneous shield and repeater insertion, *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **18** (2010) 742–749.
64. M. Mehri and N. Masoumi, A thorough investigation into active and passive shielding methods for nano-VLSI interconnects against EMI and crosstalk, *Int. J. Electron. Commun. (AEÜ)* **69** (2015) 1199–1207.
65. M. Bhaskar, A. Jaswanth and B. Venkataramani, Design of a novel differential on-chip wave-pipelined serial interconnect with surfing, *Microprocess. Microsyst.* **37** (2013) 649–660.
66. D. Patel and Y. B. Kim, Carbon nanotube bundle interconnect: Performance evaluation, optimum repeater size and insertion for global wire, *53rd IEEE Int. Midwest Symp. Circuits and Systems (MWSCAS)* (2010), August 1–4, USA, pp. 749–752, DOI: 10.1109/MWSCAS.2010.5548711.
67. W.-S. Zhao, G. Wang, L. Sun, W.-Y. Yin and Y.-X. Guo, Repeater insertion for carbon nanotube interconnects, *Micro Nano Lett.* **9** (2014) 337–339.
68. P. U. Sathyakam, A. Karthikeyan and P. S. Mallick, Role of semiconducting carbon nanotubes in crosstalk reduction of CNT interconnects, *IEEE Trans. Nanotechnol.* **12** (2013) 662–664.