

PAPER • OPEN ACCESS

## Design and dSpace interfacing of current fed high gain dc to dc boost converter for low voltage applications

To cite this article: Debraj Mukhopadhyay *et al* 2017 *IOP Conf. Ser.: Mater. Sci. Eng.* **263** 052006

View the [article online](#) for updates and enhancements.

### Related content

- [AC to DC Bridgeless Boost Converter for Ultra Low Input Energy Harvesting](#)  
A. H. A. Dawam and M. Muhamad
- [Regulation of the Output Voltage of an Inverter in Case of Load Variation](#)  
Omar Diouri, Fatima Errahimi and Najia Es-Sbai
- [Sliding mode control of direct coupled interleaved boost converter for fuel cell](#)  
W Y Wang, Y H Ding, X Ke et al.

# Design and dSpace interfacing of current fed high gain dc to dc boost converter for low voltage applications

Debraj Mukhopadhyay<sup>1</sup>, Subhrajit Das<sup>1</sup>, G Arunkumar<sup>1</sup>, D Elangovan<sup>1</sup> and G Ragnath<sup>2</sup>

<sup>1</sup> School of Electrical Engineering, VIT University, Vellore - 632014, Tamil Nadu, India.

<sup>2</sup> School of Electronics Engineering, VIT University, Vellore - 632014, Tamil Nadu, India.

E-mail: g.arunkumar@vit.ac.in

**Abstract.** In this paper a current fed interleaved DC - DC boost converter which has an isolated topology and used for high voltage step up is proposed. A basic DC to DC boost converter converts uncontrolled DC voltage into controlled DC voltage of higher magnitude. Whereas this topology has the advantages of lower input current ripple, lesser output voltage, lesser stress on switches, faster transient response, improved reliability and much lesser electromagnetic emission over the conventional DC to DC boost converter. Most important benefit of this interleaved DC to DC boost converter is much higher efficiency. The input current is divided into two paths, substantially ohmic loss ( $I^2R$ ) and inductor ac loss gets reduced and finally the system achieves much higher efficiency. With recent mandates on energy saving interleaved DC to DC boost converter may be used as a very powerful tool to maintain good power density keeping the input current manageable. Higher efficiency also allows higher switching frequency and as a result the topology becomes more compact and cost friendly. The proposed topology boosts 48v DC to 200 V DC .Switching frequency is 100 kHz and PSIM 9.1 Platform has been used for the simulation.

## 1. Introduction

Technology has redefined the luxury of our daily life. And with the development in technology the energy demand has also increased drastically. Probably it will take thousands of years to reproduce the amount of fossil fuels that we have used in last few decades. Unfortunately the amount of stored non-renewable energy is fixed and that's why it is high time to focus more towards the renewable energy sources. Government of different countries are taking effective measures to encourage their fellow citizens to use different renewable energy sources. As per India is considered the government has targeted to reach a renewable Power capacity of 175 GW by 2022 .But the main problem with the renewable energy is it's low output voltage[1-4]. So it is necessary to have a converter between the source and the load that will give boosted output voltage. But conventional boost converters cannot give much higher voltage boost due to the presence of parasitic components. So it is required to install bulk input filters to mitigate huge input current ripple[5]. But this reduces the durability of the source and finally affects the overall performance. These problems does not come into account in our proposed topology Interleaved DC to DC converter reduces input side current ripple & output side voltage ripple and gives much higher efficiency than the conventional boost converters[6].



## 2. Circuit Topology

The proposed converter consists of two legs in the input side. The legs are interleaved boost converter fashion. It aids to minimize the ripple current in the source side [7,8]. In the output side two uncontrolled bridge converter circuits are presented, to minimize the voltage ripples in the output voltage [9, 10].

The input and output circuits are isolated through high frequency 1:2 step up isolated with the aid of transformers. The inductors are used here is a high frequency ferrite amorphous core inductors are used, to minimize the internal inductance resistance. It will minimize the inductor internal losses.

The metalized polypropylene capacitors are used in output stages, it has low internal resistance, to minimize the internal drop due to capacitor under loading conditions. The circuit topology has been given is shown in Figure 1.

The two legs are connected in parallel with 180 degree phase shift between them with inductance  $L_{INPUT1}$  &  $L_{INPUT2}$  are present to reduce the high inrush current respectively. During the conduction of all the switches,  $L_{leakagek1}$  and  $L_{leakagek2}$  keeps the continuous flow of current in the respective circuit.

The use of transformer results in the isolation between low voltage on input and high voltage on output side. For reduction of low input and output ripple, the filter capacitors  $C_1$  and  $C_2$  are being installed on the output side of the system. Low ripple current provides the stability of the system and increases the working efficiency of the system.




Figure 1. Circuit topology

## 3. Different modes of operation

The converter operation has three modes. The respective modes of operation are given in the subsequent sessions.

### 3.1. Mode I operation

In first Mode, the two respective switches  $S_1$  and  $S_4$  works in upper bridge inverter. As these respective inverters are having 180 degree phase difference, the second sets two of switches  $S_5$  and  $S_8$  will be working at 180 degree phase shift which makes  $D_1, D_2, D_7,$  and  $D_8$  to be forward biased and  $D_3, D_4, D_5,$  and  $D_6$  to be reversed biased. The path of current will be from transformer 1 –  $D_1$  –  $R_{Load}$  –  $D_8$  - transformer 2 –  $D_7$  -  $D_2$  – transformer no 1. The necessary diagram has been shown below Figure 2.




Figure 2. Circuit diagram during Mode I operation

### 3.2. Mode II operation

The switches of both cells are conducting. During this period the two source inductances  $L_{INPUT1}$  and  $L_{INPUT2}$  gets charged as a result of this the output voltage is equal to zero thereby creating finite current which is observed due to the presence of  $L_{leakage1}$  and  $L_{leakage2}$ . The circuit is shown below in Figure 3.




Figure 3. Circuit diagram during Mode I operation

### 3.3. Mode III operation

During this mode there is a conduction of necessary four switches simultaneously. The switches  $S_3, S_4$  and  $S_5, S_6$  works simultaneously. The diodes  $D_3, D_4, D_5, D_6$  will be forward biased and  $D_1, D_2, D_7, D_8$  will be biased reversely due to the transformer voltage. The current will flow from transformer 1  $D_3 - R_{Load} - D_6 -$  transformer 2 -  $D_5 - D_4 -$  transformer 1. The figure is given below Figure 4.

## 4. Design specification

The project design specification is given in the Table 1.

Table 1. Design specification

| Parameters  | Values       |
|---|--------------|
| Boost Inductors ( $L_{input1}, L_{input2}$ )          | 1000 $\mu$ H |
| Transformer Trans-ratio                               | 1:2          |
| Transformer Leakage Inductance ( $L_{lk1}, L_{lk2}$ ) | 0.1 $\mu$ H  |
| Input capacitor ( $C_{input}$ )                       | 0.1 $\mu$ F  |
| filter Capacitors ( $C_1, C_2$ )                      | 20 $\mu$ F   |




Figure 4. Circuit diagram during Mode I operation

### 5. Results

The proposed converter is simulated with the PSIM software and prototype hardware implemented in the hardware. The firing pulse for the switches are generated with the help of dSpace 1104 real time hardware kit. The pulses are isolated with the help of opto-isolater circuit.




Figure 5(a). Simulation results of  $V_{in}$ ,  $I_{in}$ ,  $V_o$ ,  $I_o$






Figure 5(b). Hardware results of  $V_{in}$ ,  $I_{in}$ ,  $V_o$ ,  $I_o$

The detailed results obtained from the proposed converter is shown in Figure 5. The Figure 5(a) shows the simulation results obtained at input and output side. The Figure 5(b) depicts the hardware results taken at the input and output. The results are almost matching with minimum ripple in the input and output.

The Figure 6(a) shows the simulation results obtained at input side inductor currents. The Figure 6(b) depicts the hardware results taken in the input inductor currents.




**Figure 6(a).** Simulation results of  $I_{input1}$ ,  $I_{input2}$




**Figure 6(b).** Hardware results of  $I_{input1}$ ,  $I_{input2}$

The Figure 7(a) shows the simulation results obtained at transformer 1 primary and secondary voltages. The turns ratio is 1:2, the 48 volts is supplied to the input side to the converter, output voltage at the secondary side becomes 96 V. The Figure 7(b) depicts the hardware voltage results taken at the transformer 1 input and output side.




**Figure 7(a).** Simulation results of  $V_{pri1}$ ,  $V_{sec1}$




**Figure 7(b).** Hardware results of  $V_{pri1}$ ,  $V_{sec1}$

The Figure 8(a) shows the hardware results obtained at transformer 1 primary voltage and current. The Figure 8(b) depicts the hardware voltage results taken at the transformer 1 secondary voltage and current.



**Figure 8(a).** Hardware results of  $V_{pri1}$ ,  $I_{pri1}$



**Figure 8(b).** Hardware results of  $V_{sec1}$ ,  $I_{sec2}$

## 6. Conclusion

A modified interleaved DC to DC boost converter topology is been proposed in this paper. The model is designed for low voltage applications which need very steady mode of operation and high efficiency. In this topology, output Voltage gain is almost Four times the input voltage. The result is tested in both software and hardware. We found both the results have high efficiency, low input current ripple and low output side voltage ripple.

## References

- [1] Prasanna U R and Akshay K Rathore 2011 Analysis and design of Zero-Voltage-Switching Current-Fed Isolated Full-Bridge Dc/Dc Converter *IEEE PEDS 2011* Singapore 5 - 8
- [2] Florian Krismer and Johann W Kolar 2012 Efficiency-Optimized High-Current Dual Active Bridge Converter for Automotive Applications *IEEE Transactions on Industrial Electronics* **59(7)**
- [3] Akshay K Rathore 2009 Interleaved soft-switched active-clamped L-L type current-fed half-bridge DC-DC converter for fuel cell applications international journal of hydrogen energy **34** 9802–9815
- [4] Xin Kong and Ashwin M. Khambadkone, 2007, Analysis and Implementation of a High Efficiency, Interleaved Current-Fed Full Bridge Converter for Fuel Cell System *IEEE Transactions on Power Electronics* **22(2)**
- [5] Dongok Moon, Junsung Park and Sewan Choi 2014 New Interleaved Current-Fed Resonant Converter with Significantly Reduced High Current Output Filter for EV and HEV application *International Power Electronics Conference*
- [6] K V Ravi Kishore, B Wang, P L So and Z Wang 2009 Analysis, Design and Implementation of APWM ZVZCS Full-Bridge DC-DC Converter for Battery Charging in Electric Vehicles TPEL 2016.214387 *IEEE Transactions on Power Electronics*
- [7] D Elangovan, R Saravanakumar and Siddhrtha Nigam 2013 Design and Implementation of Soft Switched High Gain Current Fed Full Bridge DC-Dc Converter for Fuel Cell Applications *4th International Conference on Advances in Energy Research 2013, ICAER*
- [8] Bor-Ren Lin, Wen-Ren Yang, Jyun-Ji Chen, Chien-Lan Huang and Ming-Hung Yu 2010 Interleaved LLC series converter with output voltage doubler *International Power Electronics Conference*
- [9] Aleksandrs Andreicks, Ingars Steiks and Oskars Krievs 2010 Current-fed Step-up DC/DC Converter for Fuel Cell Applications with Active Overvoltage Clamping *Scientific Journal of Riga Technical University* **27**
- [10] Kim H, Yoon C and Choi S 2010 A three-phase zero-voltage and zero-current switching DC-DC converter for fuel cell applications *IEEE Transactions on Power Electronics* **25 (2)** 391-398