

## DESIGN OF HIGH PERFORMANCE MULTIPLIERLESS LINEAR PHASE FINITE IMPULSE RESPONSE FILTERS

APARNA A, VIGNESWARAN T

Department of Electronics and Communication, VIT University, Chennai Campus, Chennai, Tamil Nadu, India. Email: asha.s@vit.ac.in

Received: 23 January 2017, Revised and Accepted: 03 March 2017

### ABSTRACT

This research work proposes the finite impulse response (FIR) filters design using distributed arithmetic architecture optimized for field programmable gate array. To implement computationally efficient, low power, high-speed FIR filter a two-dimensional fully pipelined structure is used. The FIR filter is dynamically reconfigured to realize low pass and high pass filter by changing the filter coefficients. The FIR filter is most fundamental components in digital signal processing for high-speed application. The aim of this research work is to design multiplier-less FIR filter for the requirements of low power and high speed various embedded applications.

**Keywords:** Finite impulse response filter, Distributed arithmetic, Digital signal processing, Multiplier-less.

© 2017 The Authors. Published by Innovare Academic Sciences Pvt Ltd. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>) DOI: <http://dx.doi.org/10.22159/ajpcr.2017.v10s1.19564>

### INTRODUCTION

Adaptive finite impulse response (FIR) filter plays an important role in digital signal processing. To improve the speed, FIR filter is used. In general, adaptive filter is a time variant filter [1]. Finite impulse response is updated. In this algorithm, tapped delay finite impulse weights are updated. In past years, the multiplier-less distributed arithmetic (DA) gained a high throughput that shows better cost-efficient and area time efficient for computing methods. In improved design, only one look-up table (LUT) is used for filtering and weight update.

By using DA, the output range is increased by LUT. Then, the improvement of the throughput is based on the FIR filtering and weight updating. In this paper, adder based process is used instead of carry save process. The shift accumulation process is complex compared to carry saving process. It reduces the area complex and power consumption. This reduction process is also same for shift accumulation. In distributed algorithm and least mean squares (LMS) algorithm is used. In general, in LMS algorithm for every clock cycle, it computes the output and error value. The desired response of the filter and the output response difference is equal to the filter output and error value. In every training cycle, the computed error is used to update the filter weight.

### REVIEW OF DISTRIBUTED ALGORITHM

To realize the multiply-accumulate function distributed algorithm is one of the ways. The multiply accumulate function is formed by adding the corresponding part of the input data and then it started to accumulate each part to get the final results. However, the general method is to wait for the first output and then produce the next output. However, in distributed algorithm, it reduces the hardware circuit and improves the speed. The coefficient of the FIR filter is taken as  $h(n)$  which we can compute in MATLAB also. By using the LUT and distributed algorithm, the convolution computation is realized. The symmetry of the linear phase of the FIR filter,  $n=16$ . The distributed algorithm appeared an efficient solution for Xilinx architecture. By using the pipeline, we can reduce the delay and improve the speed. The function of the LUT is to give the input module corresponding to the output value. The LUT consists of 4 LUT and additional module.

In Fig. 1, four input selected line is taken and the input is just passes to the shift accumulation. In the shift accumulation, full adder, D flip-flop, shift operator is used. For full adder the sign bit, shifting bit and the

first block diagram output is taken as input. Two D flip-flop is used for sum and carry, and then it is shifted to shift operator. This operation continues up to 16 bit. Instead of shift accumulation, we can use the carry save accumulation. It well reduces the complexity. By using this method, we can able to analyze the power and delay.

### LMS ADAPTIVE ALGORITHMS

The LMS algorithm [2] is most widely algorithm in adaptive filter. The main feature of the LMS algorithm is low complexity. LMS algorithm changes the filter tap weight so that the minimum square error is minimized.

To implement also, it adjusts the filter coefficient to minimize the cost function.

LMS algorithm performs the following operation [3]:

1. Calculate the output signal  $y(n)$  from the adaptive filter.
2. Calculate the error signals by using the equation:  $e(n)=d(n)-y(n)$ .
3. Weight and update the filter coefficient.

In the LMS algorithm, first, we introduce the filter weight error vector  $e(n)=w(n)-w(0)$ . Express the update vector as  $e(n)$ . the start value for the filter coefficient is  $w(0)$ .

In above figure contains 15 registers to store the precomputation sum of input samples. Since DA based long vector inner product requires a large LUT. Hence, generally, it can be spited into smaller and larger LMS adaptive filter.

### REVIEW OF INNER PRODUCT COMPUTATION

In the inner product structure, the input is given to the DA architecture. The input values are given to 0-15 and they are represented as  $x(n)$  so on...these bits are entered to the 16:1 multiplexer (mux) which select the one value. And then, the output of the mux is send to the carry save accumulation. In the carry save accumulation, the sign control is given as one of the input. In the sign control, two D flip-flop is attached, one for sum and another flip flop for carry. In the 16:1 mux, four selective products are chosen and then send into carry save accumulation. In the DA table consists of 15 input registers. It is termed as four-point inner product. These products are stored in the 16:1 mux. Then, the weight  $A=(w31, w21, w11, w01)$  are given to the mux. In the common scrambling



