



Available online at www.sciencedirect.com



Energy Procedia 117 (2017) 909–916



www.elsevier.com/locate/procedia

1st International Conference on Power Engineering, Computing and CONtrol, PECCON-2017, 2-4 March 2017, VIT University, Chennai Campus

Fuzzy Controlled Switched Capacitor Boost Inverter

Ponnambalam. P^a , *Muralikumar*. K^{b^*} , *Vasundhara*. P^c , Sreejith.S^d, *Challa*.*Babu^e*.

 ^aFaculty, School of Electrical Engineering VIT University, Vellore-632014, Tamilnadu, India. (Tel: 919894777845; e-mail: p.ponnambalam@gmail.com)
 ^bResearch Scholar, School of Electrical Engineering VIT University, Vellore-632014, Tamilnadu, India. (Tel: 919676627447; e-mail: kola.muralikumar@vit.ac.in)
 ^cFaculty, School of Electrical Engineering VIT University, Vellore-632014, Tamilnadu, India.

^dFaculty, School of Electrical Engineering VIT University, Vellore-632014, Tamilnadu, India. ^eResearch Scholar, School of Electrical Engineering VIT University, Vellore-632014, Tamilnadu, India.

Abstract

The increase in the usage of renewable energy and power electronic applications prompted the development of multilevel inverters. A new multilevel switched capacitor boost inverter is designed which gives the required number of output voltage levels with a dc source. The number of power electronic components used here are less comparatively. A single inductor multi-output DC-DC converter is coupled with an inverter through dc link capacitor to carry active power to the grid. Hence this boost inverter shows good reliability, less cost and low losses. The dc linked capacitor helps in voltage balancing. The total harmonic distortion is reduced. the cascaded H-bridge converter has gained significant interest due to a modular structure with easy construction and maintenance, isolated dc buses with no voltage unbalance problem and easy extension. The inverter switches are triggered using Phase Opposition Disposition (POD) Pulse Width Modulation technique. Simulation for five level and seven level boost inverter topologies is done using MATLAB software and hardware implementation of five level boost inverter is executed.

© 2017 The Authors. Published by Elsevier Ltd.

Peer-review under responsibility of the scientific committee of the 1st International Conference on Power Engineering, Computing and CONtrol.

Keywords: Boost converter, inverter, voltage balancing, POD multicarrier PWM method.

* Corresponding author.Tel. +91-9676627447 *E-mail address:* kola.muralikumar@vit.ac.in

1876-6102 © 2017 The Authors. Published by Elsevier Ltd.

Peer-review under responsibility of the scientific committee of the 1st International Conference on Power Engineering, Computing and CONtrol. 10.1016/j.egypro.2017.05.210

1. INTRODUCTION

The amount of fossil fuels which results in carbon emissions to the atmosphere is finite. Hence the necessity for renewable energy resources has been increasing a lot nowadays. The most frequently used renewable sources are solar and wind. These are reliable, greener and more eco-friendly. They have an environmental boon like low emission comparatively. Solar is the most renewable sources of energy. In the recent decades the solar power through photovoltaic systems is affordable and free from dirt or pollution. Grid-connected solar photovoltaic (PV) power is emerging as the quickest power generating technologies [1]. The keystone to exploit the solar based PV sources is the inverter which plays the conversion role from DC to AC. A multilevel inverter (MLI) is appropriate for direct drive solar power system because it enriches the quality of output voltage and also less voltage is blocked in switching devices which tends to minimize the power losses [2].]. A low total harmonic distortion (THD) is generated from the output signal when MLI is used, because of this the size of output filter gets lowered, its cutoff frequency is influenced by the modulation technique and the switching frequency [3]. As PV cells produce less DC electricity a boost converter is placed at the front-end of MLI in order to obtain higher voltages to sink up with the grid utility [4]. A newly developed multi output boost converter (MOB) containing series DC link capacitors is connected to the MLI[4]. A newly developed multi output boost converter (MOB) containing series DC link capacitors is connected to the MLI. The inverter stage has certain number of topologies. In large power functions, there are certain interferences between power converters and load such as dv/dt stress, common mode voltages and cable interactions. These can be limited using PWM converters. In either way the load is impended with design restrictions by the PWM converters [5]. An MLI is predictably designed in such a way so as to produce a sine waveform which can be attained from the capacitor voltages. Supposedly, there are three capacitor voltage synthesis-based MLI. (1) Diode-clamped (2) flying capacitors (3) Cascaded inverters.

Generally, in diode clamped the normal component used here is a "diode" where its number escalates with raise in levels. Inducing filters can be shunned as the harmonic content would be low at higher levels. Since the switching frequency of all the devices is the fundamental frequency, the efficiency is expected to be very high. Controlling reactive power is achievable. But controlling the real power in every converter is actually difficult. A different diode clamped MLI is discussed in [6] which uses less number of diodes comparatively. In flying capacitor, the norm of using capacitors is leading. And with the rise in the no. of capacitors increases the levels of MLI. This topology provides switching redundancy in order to balance the voltage levels. Here it controls both real and reactive power. Hence fetched its application in transmitting the voltage. It becomes problematical in controlling inverter. As it operates at high switching frequency, while real power transmission is happening high switching losses occur.

Similarly, a modified flying capacitor has been discussed in [7]. In cascaded MLI, the number of switches and sources increase with the no. of cascade stages. This involves one phased inverter with separate dc sources. To achieve the required sum of voltage levels it has a need of very fewer components. No clamping diodes or voltage balancing diodes are compulsory. As the construction is same at every level, the casing becomes easygoing. This is a modulated circuit design. Soft switching can be adopted to eradicate the snubber circuits which are bulky and result in heavy losses. For real power conversions isolated dc sources are necessary.

The plusses of the multi-level inverters are:

- 1. As the number of levels adds up there exists a rise in voltage and power values in output.
- 2. Also there is a dropping off in harmonics as the no. of levels increases.
- 3. Even though there is an increment in voltage and power, it does not affect the ratings of switches.
- 4. The input current is drawn with less distortion.
- 5. Operating at low switching frequencies is possible and thus achieves higher efficiencies.
- 6. It acts as an ideal interface between RES and grid utilities.

This topology explains diode clamped conventional multilevel inverter which has MOB as dc link supplier to boost and control the capacitors voltages to the desired levels and a three phase H bridge inverter to improve the voltage that is yielded as output [8]. The capacitor voltages essentially be balanced by adjusting the duty cycles of the switches. This paper describes a novel dc-dc converter for a three level NPC inverter. The basic operation of converter is explained which helps in avoiding the problem of unbalanced capacitor voltages and provides appropriate dc voltage to NPC inverter. Anyway the lower PV output is boosted to higher voltage values in order to synchronize with grid power applications [9]. By fixing the desired output voltages across the capacitors from the input PV voltage the duty cycle values of the MOB switches are calculated. This explains various configurations of single inductor dual output dc-dc converter. Voltage ratios and output voltage ripples are derived in this paper. Also states that this can be applied for single inductor multi output thriving converters [10]. The span of the values of inductor and capacitor in MOB are designed [11]. For high power conversion an MLI is apt. The harmonic distortion decreases if there is a rise in the number of levels. Generally a conventional MLI consists of three kinds, diode clamped, flying capacitor and a cascaded one. Every time in diode clamped the count of diodes raises followed by the increase in voltage levels [12]. Whereas in flying capacitor MLI, the capacitor count has its dominance [13]. Here, a cascaded MLI with less number of switches and sources is used. It is a smallish inverter which costs less and has high efficiency [14]. Medium voltage motor drives has power converter that has a rectifier, Dc link and an inverter. Here a neutral point clamped inverter is used. In that the dc voltage is split by two capacitors. For high power motor drives cascaded H bridge inverters are used. The switches which control the multilevel inverter are triggered by space vector modulation (SVM) method. This method is complicated because of many redundant switching states and stationary vectors [15]. Different topologies of multilevel inverters are explained in a detailed manner. Every type has its advantages and disadvantages. The switch used here in these topologies are Gate Turnover Thyristor (GTO). Also explains Fundamental Frequency Switching (FFS) and Pulse Width Modulation (PWM) methods. FFS states that the thyristor is switched on and off once during a power frequency (60Hz or 50Hz) cycle [16]. A novel hybrid multilevel inverter is designed in this paper. This involves a switched capacitor converter and a cascaded H-Bridge converter with an auxiliary switch. This auxiliary switch helps in increasing the number of voltage levels. Simulations for a five level inverter is performed. A single source is required because of its boosting feature [17]. There are many modulation techniques for ML power conversion applications. Among those Carrier Based PWM strategies are being longed in multilevel topologies by using multiple carriers. These are classified into Carrier Disposition methods (CD), Phase Shifted methods (PS) and a combination of both called Hybrid (H) methods. The different CD methods are Phase Opposition Disposition (POD), Phase Disposition (PD) and Alternative Phase Opposition Disposition method. In this paper POD PWM method is implemented. If a P level waveform is required, there needs P-1 no. of carriers which shift by 180° underneath the reference zero diverting from those carriers above zero level.

2. PROPOSED TOPOLOGY

2.1 Modes of Operation

A five level boost inverter is considered and has been designed. The Fig.1 below shows the basic five level boost inverter type. This has two output bearing boost converter and one inverter. So as to observe equal voltage level raise, the converter design should assure that the voltage across each capacitor should be equal and balanced. In the figures we can the flow of current is highlighted. That explains the modes of operation.





The Fig.2 to Fig.6 explains the different modes of operation. In the figures we can the flow of current is highlighted. *2.2 Inverter and POD Technique*



Fig.7 POD comparison.

Fig.8 Block Diagram of Fuzzy Controller

The pulses generated from the POD technique will be utilized and mathematically applied some logic between so as to attain the seven pulses as desired by the inverter.

2.3	Boost	Converter	0	peration
-----	-------	-----------	---	----------

Table 1.	Switchin	ng Sequen	ice of the	seven s	witches.	
Voltages						
and	S 1	S2	S1	S2	S3'	S4'
Switches						
2V	ON	-	ON	-	-	ON
V	-	ON	ON	-	-	ON
0	-	-	-	-	-	-
-V	-	ON	-	ON	ON	-
21/	ON			ON	ON	
-2 v	ON	-	-	UN	ON	-

In the steady state operation, the net change or the total change in the inductor current must be zero. The equations are as displayed below,

$$\left(\Delta I_{1}\right) closed + \left(\Delta I_{2}\right) open1 + \left(\Delta I_{3}\right) open2 = 0 \tag{1}$$

$$\frac{VsD_1T}{L} + \frac{Vs - V_1 - V_2}{L} + \frac{(Vs - V_2)D_sT}{L} = 0$$
(2)

By solving the equation we obtain,

$$V_{s}(D_{1}+D_{2}+D_{3}) = V_{1}D_{2}+V_{2}(D_{2}+D_{3})$$
(3)

One should be noted that, the summation of the duty cycles of all the switches must be equal to unity.

$$D_1 + D_2 + D_3 = 1 \tag{4}$$

Inserting (5) in (4) gives as below,

$$Vs = V_1 D_2 + V_2 (D_2 + D_3)$$
$$D_2 + D_3 = 1 - D_1$$

Therefore, it can be again written as below,

$$Vs = V_1D_2 + V_2(1-D_1)$$
 (5)
) is the final relation among the input source, and output voltages and the duty ratios of all the switches.

Eqn (5) is the final relation among the input source, and output voltages and the duty ratios of all the switches. Assuming the input voltages and the output voltages, the duty cycles values can be derived and simulated. Hence the peak to peak inductor current is given by,

$$\Delta I = \frac{VinD_1T}{L}$$

$$\frac{\Delta V_1}{V_1} \equiv \frac{D_1T}{R_1C_1}$$
(6)
$$\frac{\Delta V_2}{V_2} = \frac{(D_1 + D_2)T}{R_2C_2}$$
(7)

In this way the boost converter components are designed in order to obtain the desired output voltage levels. Likewise, the three output boost converter is also designed based on the requirement of the output levels.

2.4 Fuzzy Controller Implementation

The reason for using this controller in this topology is to control the observed output value of the voltage. This takes the action to control and henceforth maintains the voltage constant.

The allowance of partial value matching exists. The extent to which an assertion gets satisfied, the analyst can guesstimate till that coverage. Fig.8 shows the block diagram of fuzzy logic controller.

The fuzzy controller window open when its name is typed on the command window. A box like in Fig.9 gets opened.In the window one can observe three major blocks, one input, a output and membership box. In the membership block one has to give certain rules according to the prerequisite. By clicking on the box the rules can be directly inscribed as exhibited in the fig.10.



Fig.9 Fuzzy Controller Window.

Fig.10 Set up Rules Window.

Agreeing to the constraints of the topology output, three rules are constructed as follows.

- 1) If (input is neg) then (output is DEC).
- 2) If (input is pos) then (output is INC)
- 3) If (input is average) then (output is moderate)

Rule one tells that if the input the negative, i.e. the difference between the reference value and the RMS value is negative. Then the output value will be decreased. Rule two says, if the difference between the reference and RMS is positive, the fuzzy controller increases the voltage to the value of the reference value. Similarly the third rule says that if the input is moderate then the output is moderate.

3. RESULTS

3.1 Simulation Results

The Fig.13 depicted for five level is attained through the MATLAB simulation. The output voltage levels are observed to be as per the requirement. It is designed that the voltage levels should be 60+60=120 V.

3.2 Hardware Results

The Fig.21 shown are pulses generated from the Arduino Board. Fig 21(a) shows the pulses to activate the switches in the inverter piece. Whereas the other two pulses shown in Fig.21 (b) and Fig.21(c) are the pulses to the switches in the boost. From the Arduino board the connections are made with driver boards.

FIS V

input1

Current Variable

Туре

Rang

Display Range

Selected variable "output1"

DEC

output1

output

L-120 1201

[-120 120]



Fig.11 Input values set up box.

Fig.12 Output Values changes (DEC)

Help

Name

Type

Params

Membership function plots ^{plot points:}

INC

tout variable "output1

Current Membership Function (click on MF to select)

[-216 -120 -24]

DEC

Close

181

Moderate



3.3 Snapshots

The Fig.22 and Fig.23 show the hard ware implementation of the circuit. In the snapshot, there is a DSO on the extreme right. On the wooden plank inverter configuration is soldered on one dotted board which is placed in the front of the board. And the soldered boost part is kept at the back. The driver boards TLP250 are used to give pulses to the switches. Total five driver boards are used. Each board can give two pulses to two number of switches. A 1:9 output pin transformer is used and its configuration is 0-15V and 1 Ampere.



Fig.22 Hardware Output Voltage Waveform

Fig.23 Snapshot

4. CONCLUSION

This topology ascertains the genuine time application in this world. Multi carrier PWM technique to trigger the switches on the inverter chunk and the switches on the boost wing are triggered using pulse generators in MATLAB Simulink ensuing the triggering pattern with certain delays satiating the design parameters. This circuit format uses less no. of switches comparatively. Leads to less distortion and losses as it is a multi-level inverter. Thereby reducing the cost because of less components and shrinks space because of no huge bulk size. Hardware implementation has been performed here and can be improved to the peaks further in the upcoming future. For the switches to activate different hardware circuits are readily available. An Arduino Mega has been used to engender the pulses.

5. REFERENCES

[1] F.Shariff; N.A.Rahim; W.P.Hew; on "Grid-Connected Photovoltaic system: Monitoring Insights." 3rd IET International Conference on Clean Energy and Technology (CEAT) 2014.

[2] Ranjana M.S.B.; Wankhade, P.S.; Gondhalekhar.N.D. "A modified cascaded H-bridge multilevel inverter for solar applications" International conference, Green computing Communication and Electrical Engineering, 2014.

[3] K.N.V Prasad, Mrs.N.Chellammal, Dr.S.S.Dash, A. Murali Krishna, Y.S. Anil Kumar, "Comparison of Photo Voltaic Array Based Different Topologies of Cascaded H-Bridge Multi-Level Inverter" *IET publications*, Department of Electrical Engineering, SRM University, Chennai.

[4] Y. Xie and J. Gan, "Study on the voltage stability of multi-output converters," Power Electronics and Motion Control Conf., pp. 482-486, 2004.

[5] W. Bin on "High-power converters and ac drives", New Jersey: John Wiley & Sons, Inc., 2006.

[6] Zhiguo pan; F.Z. Peng; Victor Stefanoic; and Mickey Leuthen "A Diode Clamped Multi-Level Converter with Reduced Number of Clamping Diodes." 2004 IEEE.

[7] N.Maheshkumar; V.Maheshkumar; and M.Divya "The New Topology in Flying Capacitor Multi-level Inverter" International conference on Computer Communications and Informatics, IEEE-2013

[8] Alireza Nami, Student Member, IEEE, Firuz Zare, Senior Member, IEEE, Arindam Ghosh, Fellow, IEEE and Frede Blaabjerg, Fellow, IEEE on "A Hybrid Cascade Converter Topology With Series-Connected Symmetrical and Asymmetrical Diode-Clamped H-Bridge cells". *IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 26, NO. 1, JANUARY 2011.*

[9] A.Nami, F.Zare SMIEEE, G.Ledwich SMIEEE, A.Ghosh SMIEEE, F.Blaabjerg FIEEE, "A new configuration for multilevel Converters with diode Clamped Topology", *The* 8th *International Power Engineering Conference* (IPEC 2007)

[10] Ray-Lee Lin National Cheng Kung University, Chi-Rung Pan National Cheng Kung University, Kuang-Hua Liu Green Mark Inc. Shindian City, conference on "Family of Single-Inductor Multi-Output DC-DC Converters". *PEDS*, 2009.

[11] A. Namil F. Zarel A. Ghoshl F. Blaabjerg2 "Multi-output DC–DC converters based on diode-clamped converters configuration: topology and control strategy", published in *IET Power Electronics* December 2008.

[12] Akira Nabae, Member, IEEE, Isao Takahashi, Member, IEEE and Hirofumi Akagi, Member, IFEE "A New Neutral-Point-Clamped PWM Inverter", *IEEE Transactions on Industry Applications*, Vol.IA-17, No.5September/October 1981.

[13] M. F. Escalante, J.C. Vannier and A. Arzande, "Flying capacitor multilevel inverters and DTC motor drive applications," *IEEE Trans. Ind. Electron.*, vol.49, no.4, pp.809-815, 2002.

[14] R. Shalchi Alishah, D.Nazarpour, S.H. Hosseini and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels," *IET Power Electronics*, vol. 7, no.1, pp.96-104, Jan. 2014.

[15] Zhongyuan Cheng, Bachelor of Engineering, XT and Jiaotong University, China on "Five-level NPC Inverter fed by Dual 18-Pulse Rectifier for High-Power Drives", September, 2003.