

Tunnel Field Effect Transistors for Digital and Analog Applications: A Review

S. Poorvasha*, M. Pown and B. Lakshmi

School of Electronics Engineering, VIT University, Chennai – 600127, Tamil Nadu, India; poorvasha.s2014@vit.ac.in, pown.marimuthu@vit.ac.in, lakshmi.b@vit.ac.in

Abstract

Objectives: This paper presents the review of Tunnel FET (TFET) to overcome the major challenges faced by the conventional MOSFET. **Analysis:** Various device structures and characteristics of TFET along with different material and doping to improve efficiency are discussed in detail. In recent years, TFET seems to be an attractive device for analog/mixed-signal applications due to their advantages such as high ON current (I_{ON}), low leakage current (I_{OFF}), reduced values of threshold voltage (V_T) and low Subthreshold Swing (SS).

Keywords: Asymmetric Gate Oxide, Band-to-Band Tunneling, Double Gate, Gate on Drain Overlap, Subthreshold Swing, Tunnel FET

1. Introduction

As MOSFET's size scales down, the low power dissipation in the circuit is maintained by reduced supply voltage. The electrical parameters such as Subthreshold Swing (SS) and threshold voltage (V_T) should be very less. But the SS is limited to 60 mV/decade in MOSFETs¹. To overcome this, several novel devices with various transport mechanism have been reported. Tunnel Field Effect Transistor (TFET), which is one such novel device, employs the carrier transport mechanism of Band-to-Band Tunneling (BTBT).

TFET is a gated p-i-n diode which is turned on by applying necessary gate bias. At sufficient bias the BTBT takes place, allowing the electrons to tunnel from valance band of p-region to conduction band of intrinsic region, resulting in flow of current across the device. TFETs are widely preferred due to their least SS, less leakage current (I_{OFF}) and low threshold voltage (V_T)²⁻⁴.

In this paper, a review on TFETs is presented. Section 2 deals with the characteristics of TFET. Various design consideration and optimization of the TFETs are analyzed in Section 3. The conclusion is given in Section 4.

2. Characteristics of TFET

Figures 1 (a) and (b) illustrate the general schematic of TFET and its energy band diagram. TFET comprises p⁺ source, intrinsic channel and n⁺ drain. During the OFF-state ($V_g = 0$ V), the width of the tunneling barrier is large enough to provide low I_{OFF} values. In the presence of gate voltage ($V_g = 1$ V), the band bending in the intrinsic region causes the barrier width to get reduced, allowing the electrons to tunnel from source to channel.

2.1 Subthreshold Swing (SS)

Subthreshold Swing (SS) is one of the most important characteristics of TFET. It is defined as the change in gate voltage required for one order of magnitude change in drain current. The SS of MOSFET is limited and cannot be reduced below 60 mV/decade at room temperature. The Subthreshold Swing for MOSFET and Tunnel FET (TFET) at room temperature is defined as follows⁵.

$$S_{MOSFET} = \ln(10)kT/q \text{ (mV / dec)} \quad (1)$$

$$S_{TFET} = \frac{V_{gs}^2}{5.75(V_{gs} + \text{Const})} \quad (2)$$

*Author for correspondence




Figure 1. (a) Schematic view (b) Energy band diagram.

Where k is Boltzmann constant, T is temperature (300 K), q is electron charge, V_{gs} is applied gate-to-source voltage, $Const$ is determined by the device dimensions. The SS value became smaller as gate oxide thickness, Silicon on Insulator (SOI) layer thickness are decreased in TFET⁶. The effective subthreshold slope (reciprocal value of SS) has been reduced by lowering the channel length and using high k materials as gate dielectrics, which is shown in Figure 2⁷. The TFET device is made without junctions called Junctionless Field Effect Transistor (JLTFET)^{8,9} to achieve steep slope. A vertical Si based nanowire TFET with source side dopant segregated silicidation has been fabricated with low SS of 30 mV/dec¹⁰.

2.2 Improved I_{ON}/I_{OFF} Ratio

Due to reduced leakage current (I_{OFF}), TFET is found to be more suitable for low power applications. Furthermore, Krishna K. Bhuwarka et al. reported that drive current (I_{ON}) and very low I_{OFF} in TFET can be achieved with gate work function engineering¹¹. $I_d - V_g$ characteristic of Silicon (Si) based SINGLE GATE (SG) SOI TFET is shown in Figure 3. It can be inferred that drain current (I_d) increases exponentially with increasing gate voltage at constant drain bias¹² and this is due to high electron tunneling at the source side.

For TFET, I_{ON} is directly proportional to the tunneling probability $T(E)$ and it is given by:

$$T(E) = \exp \left[\frac{4\sqrt{m^*} E_g^{3/2}}{3|e|\hbar(E_g + \Delta\Phi)} \sqrt{\frac{\epsilon_{Si}}{\epsilon_{ox}}} t_{Si} t_{ox} \right] \Delta\Phi \quad (3)$$

where m^* is the carrier effective mass, E_g is the band gap, e is the electron charge, $\Delta\Phi$ is the potential difference between source valence band and channel conduction band, and t_{ox} , t_{Si} are the oxide and silicon film thickness and ϵ_{ox} , ϵ_{Si} are dielectric constants of oxide and silicon, respectively. From the above equation, it is evident that




Figure 2. Effective subthreshold slope for different L_{ch} and high k dielectrics⁷.




Figure 3. $I_d - V_g$ characteristics of Si based single-gate SOI-TFET¹².

reducing t_{ox} , increasing ϵ_{ox} , and reducing E_g will enhance the device performance¹³. Sweta Chander et al. reported that Silicon Germanium on Insulator (SGOI) TFET of gate length (L_g) 30 nm offers more I_{ON}/I_{OFF} ratio¹⁴ up to 3.4×10^9 . Higher I_{ON}/I_{OFF} ratio is also obtained for dual material gate TFET and p-n-i-n TFET^{15,16}.

2.3 Threshold Voltage (V_T)

Threshold voltage (V_T) plays an important role in determining the device performance. Many approaches were developed for the enhancement of V_T . Gate All Around (GAA) vertical n-type and p-type TFETs offers reduced V_T in the range of 0.13–0.22 V². A vertical TFET with SiGe delta doped layer offers less threshold voltage with increasing mole fraction (x). The V_T variation with respect to V_{DS} is shown in Figure 4. V_T is extracted by using constant current method. It can be observed from the graph that, V_T is dependent on V_{DS} in the initial state later exhibiting the saturation behavior¹⁷.

3. Design Consideration and Optimization of TFETs

3.1 Single Gate and Double Gate TFETs

Single gate TFETs possess low I_{OFF} and also low I_{ON} ^{18–20}. Increasing the number of gates in the device offers better electrostatic control over the channel. In order to improve I_{ON} , second gate is created at the bottom of single gate TFETs^{21–25}. Figure 5 shows the structure of nTFET. Double Gate (DG) TFETs Strained DG TFET




Figure 4. V_T as a function of V_{DS} ¹⁷.




Figure 5. Simulated structure of Tunnel FETs (a) Single gate (b) Double gate⁵.

reported in²⁶ has been designed with strained silicon with fractional germanium content for circuit applications. The double gate increases the performance by offering improved transconductance and reduced threshold voltage²⁷. Comparing to conventional MOSFET, DG TFETs offers very low threshold voltage roll-off²⁸, higher I_{ON} and decreased I_{OFF} by careful selection of a gate dielectric⁵. Vertical architecture provides an added advantage in terms of reduced Short Channel Effects (SCE)²⁹. For circuit application, the supply voltage was limited to 0.5 V when using Ge based TFET³⁰.

Compared to 7T TFET SRAM design, 6T TFET SRAM design offers better noise margin and improved performance. Figures 6(a) and (b) represents the DG TFET structure and the 6T SRAM design. The graphical representation shown in Figure 6(c) denotes the standby leakage comparison between TFET and CMOS SRAM design. TFET based SRAM design have reduced leakage over CMOS based SRAM³¹. Since the performance of TFET devices are mainly focused for digital applications, the analog performances are investigated by introducing gate stack architecture shown in Figure 7³². TFET devices are now becoming a promising candidate for analog applications^{33–36}.

3.2 III-V Material based TFET

Enhancement in I_{ON} and SS of DG TFET can be achieved by introducing Dual Material Gate (DMG) in the device by using different work functions to the gates³⁷. The device is also found to be immune to DIBL effects. Figure 8 represents the top and bottom gates comprising of two different work functions. The gate nearer to source is called as tunnel gate while the gate nearer to the drain is called as auxiliary




Figure 6. (a) DG TFET structure (b) 6T SRAM design based DG TFET (c) Standby leakage comparison of DG TFET over CMOS SRAM design³¹.




Figure 7. (a) Gate stack DG TFET structure (b) Transconductance g_m variation with V_{gs} of GS-DG TFET over DG TFET³².

gate. Due to indirect bandgap material and lower tunneling probability, Silicon (Si) based DG TFETs³⁸ suffers from lesser I_{ON} , which can be further improved by using lower band gap material like Silicon-Germanium (SiGe)³⁹⁻⁴². $Si_{1-x}Ge_x$ TFET exhibited the better performance with low SS by optimizing the mole fraction (x)⁴³. Small band gap materials were used to improve the carrier tunneling by reducing the width of the tunneling barrier⁴⁴. Additionally, a smaller bandgap material, In GaAs is used at the source of Si-based p-TFET to boost the ON current⁴⁵.

3.3 Asymmetric Gate Oxide

Rakhi Narang et al. had reported that the performance enhancement of an asymmetric gate oxide DG TFET is observed with a high-k dielectric at the source and low-k




Figure 8. Structure of dual material DG TFET⁴¹.




Figure 9. Structure of an asymmetric gate oxide DG TFET⁴⁶.




Figure 10. Gate on drain overlap structure of DG TFET⁴⁸.

material at the drain. Further to control the high gate drain capacitance problem, low oxide material (SiO_2) is replaced by air ($k = 1$) at the drain side of the device and thereby resulting in improved cut off frequency. Further the energy dissipation per cycle and the reduced propagation delay obtained from circuit level performance results in better switching characteristics and thereby making the asymmetric gate oxide DG TFET more suitable for low power digital applications. Figure 9 shows the structure of an asymmetric gate oxide DG TFET⁴⁶.

3.4 Gate on Drain Overlap

The ambipolar conduction is suppressed by incorporating TFET with gate-drain overlap even at higher drain doping levels ($1 \times 10^{19} \text{ cm}^{-3}$)⁴⁷. Band bending of the device remains unchanged after $1 \times 10^{19} \text{ cm}^{-3}$ doping due to gate potential in the overlapped region⁴⁸. Figure 10 shows the gate on drain overlap structure of DG TFET.

4. Conclusion

In this paper, the benefits of TFET over the conventional MOSFET are discussed in detail. Various device structures of TFET dealing with the performance enhancement such as higher I_{ON} , lower values of I_{OFF} , V_{T} and SS are investigated thoroughly. Hence TFETs are considered to be superior to that of MOSFETs and future work involves the designing of DG TFET with different materials to make it more suitable for RF/ analog or mixed signal circuit applications.

5. Acknowledgement

This work is supported by Department of Science and Technology, Government of India under SERB scheme (Grant No: SERB/F/2660).

6. References

- Chiang TK. A new compact subthreshold behavior model for Dual-Material Surrounding Gate (DMSG) MOSFETs. *Solid State Electronics*. 2009 Apr; 53. Crossref
- Khatami Y, Banerjee K. Steep subthreshold slope n- and p-type tunnel FET devices for low power and energy efficient digital circuits. *IEEE Transactions on Electron Devices*. 2009 Nov; 56(11). Crossref
- Gupta PS, Kanungo S, Rahaman H, Sinha K, Dasgupta PS. An extremely low sub-threshold swing UTB SOI tunnel-FET structure suitable for low-power applications. *International Journal of Applied Physics and Mathematics*. 2012 Jul; 2(4). Crossref
- Seabaugh AC, Zhang Q. Low-voltage tunnel transistors for beyond CMOS logic. *Proceedings of the IEEE*. 2010 Dec; 98(12) Crossref
- Boucart K, Ionescu AM. Double-gate tunnel FET with high-k gate dielectric. *IEEE Transactions on Electron Devices*. 2007 Jul; 54(7). Crossref
- Choi WY, Park BG, Lee JD, Liu TJK. Tunneling Field-Effect Transistors (TFETs) with Subthreshold Swing (SS) less than 60 mV/dec. *IEEE Electron Device Letters*. 2007 Aug; 28(8). Crossref
- Schlosser M, Bhuwarka KK, Sauter M, Zilbauer T, Sulima T, Eisele I. Fringing-induced drain current improvement in the tunnel field effect transistor with high- κ gate dielectrics. *IEEE Transactions on Electron Devices*. 2009 Jan; 56(1). Crossref
- Bal P, Akram MW, Mondal P, Ghosh B. Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET). *Journal of Computational Electronics*. 2013 Jun; 12. Crossref
- Ghosh B, Bal P, Mondal P. A junctionless tunnel field effect transistor with low subthreshold slope. *Journal of Computational Electronics*, 2013 Mar; 12. Crossref
- Gandhi R, Chen Z, Singh N, Banerjee K, Lee S. Vertical Si-Nanowire n-Type tunneling FETs with low Subthreshold Swing (≤ 50 mV/decade) at room temperature. *IEEE Electron Device Letters*. 2011 Apr; 32(4). Crossref
- Bhuwarka KK, Schulze J, Eisele I. Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering. *IEEE Transactions on Electron Devices*. 2005 May; 52(5). Crossref
- Arun Samuel TS, Balamurugan NB. Analytical modeling and simulation of germanium single gate silicon on insulator TFET. *Journal of Semiconductors*. 2014 Mar; 35(3). Crossref
- Maria Jossy A, Vigneswaran T. A perspective review of tunnel field effect transistor with steeper switching behavior and Low off Current (IOFF) for ultra low power applications. *International Journal of Engineering and Technology*. 2014 Nov; 6(5):2092–104.
- Chander S, Mahto OM, Chander V, Baishya S. Analysis of novel SGOI-TFET with record low Subthreshold Swing (SS) and High Ion/Ioff Ratio. *International Conference on Computing for Sustainable Global Development*. 2014 Mar. Crossref
- Vishnoi R, Jagadesh Kumar M. Compact analytical model of dual material gate tunneling field-effect transistor using interband tunneling and channel transport. 2014 Jun; 61(6). Crossref
- Hosseini SE, Kamali Moghaddam M. Analytical modeling of a p-n-i-n tunneling field effect transistor. 2015; 30, Crossref
- Bhuwarka KK, Schulze J, Eisele I. A simulation approach to optimize the electrical parameters of a vertical tunnel FET. *IEEE Transactions on Electron Devices*. 2005 Jul; 52(7). Crossref
- Sandow C, Knoch J, Urban C, Zhao QT, Mandl S. Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors. *Solid-State Electronics*. 2009 Jun; 53. Crossref

19. Choi WY, Lee W. Hetero-gate-dielectric tunneling field-effect transistors. *IEEE Transactions on Electron Devices*. 2010 Sep; 57(9). Crossref
20. Knoch J, Mantl S, Appenzeller J. Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devices. *Solid-State Electronics*. 2007 Mar; 51. Crossref
21. Lee KF, Li Y, Yiu CY, Su ZC, Lo IS, Cheng HW, Han MH, Khaing TT. Characteristic optimization of single- and double-gate tunneling field effect transistors. *NSTI-Nanotech*. 2010; 2.
22. Guo PF, Yang LT, Yang Y, Fan L, Han GQ, Samudra GS, Yeo YC. Tunneling field-effect transistor: effect of strain and temperature on tunneling current. *IEEE Electron Device Letters*. 2009 Sep; 30(9). Crossref
23. Toh EH, Wang GH, Chan L, Sylvester D, Heng CH, Samudra GS, Yeo YC. Device design and scalability of a double-gate tunneling field-effect transistor with silicon-germanium source. *Japanese Journal of Applied Physics*. 2008 Apr; 47(4). Crossref
24. Krishnamohan T, Kim D, Raghunathan S, Saraswat K. Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and <math><60\text{mV}/\text{dec}</math> subthreshold slope. *IEEE International Electron Devices Meeting (IEDM 2008)*. 2008. Crossref
25. Sneh Saurabh S, Jagadesh Kumar M. Estimation and compensation of process-induced variations in nanoscale tunnel field-effect transistors for improved reliability. *IEEE Transactions on Device and Materials Reliability*. 2010 Sep; 10(3). Crossref
26. Saurabh S, Jagadesh Kumar M. Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: theoretical investigation and analysis, *Japanese Journal of Applied Physics*. 2009 Jun; 48. Crossref
27. Boucart K, Ionescu AM. A new definition of threshold voltage in Tunnel FETs. *Solid-State Electronics*, 2008 May; 52. Crossref
28. Zhang L, Chan M, He F. The impact of device parameter variation on double gate tunneling FET and double gate MOSFET. *IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)*. 2010. Crossref
29. Bhuwalka KK, Sedlmaier S, Ludsteck AK, Tolksdorf C, Schulze J, Eisele I. Vertical tunnel field-effect transistor. *IEEE Transactions on Electron Devices*. 2004 Feb; 51(2). Crossref
30. Zhang Q, Sutar S, Kosel T, Seabaugh A. Fully-depleted Ge interband tunnel transistor: Modeling and junction formation. *Solid-State Electronics*. 2009 Jan; 53(1). Crossref
31. Singh J, Ramakrishnan K, Mookerjee S, Datta S, Vijaykrishnan N, Pradhan D. A novel Si-tunnel FET based SRAM design for ultra low-power 0.3V VDD applications. 15th Asia and South Pacific Design Automation Conference (ASP-DAC); 2010 Jan. Crossref
32. Narang R, Saxena M, Gupta RS, Gupta M. Linearity and analog performance analysis of double gate tunnel FET: Effect of temperature and gate Stack. *International Journal of VLSI Design and Communication Systems (VLSICS)*. 2011 Sep; 2(3). Crossref
33. Zhao QT, Hartmann JM, Mantl S. An improved Si tunnel field effect transistor with a buried strained Si $_{1-x}$ Ge $_x$ source. *IEEE Electron Device Letters*. 2011 Nov; 32(11). Crossref
34. Cho S, Kang IM. Design optimization of tunneling field-effect transistor based on silicon nanowire PNP structure and its radio frequency characteristics. *Current Applied Physics*. 2012 Oct; 12. Crossref
35. Mallik A, Chattopadhyay A. Tunnel field-effect transistors for analog/mixed-signal system-on-chip applications. *IEEE Transactions on Electron Devices*. 2012 Apr; 59(4). Crossref
36. Sedighi B, Hu XH, Liu H, Nahas JJ, Niemier M. Analog circuit design using tunnel-FETs. *IEEE Transactions on Circuits and Systems-I: Regular papers*. 2015 Jan; 62(1). Crossref
37. Saurabh S, Jagadesh Kumar M. Novel attributes of a dual material gate nanoscale tunnel field-effect transistor. *IEEE Transactions on Electron Devices*. 2011 Feb; 58(2). Crossref
38. Michielis LD, Lattanzio L, Moselund KE, Riel H, Ionescu AM. Tunneling and occupancy probabilities: How do they affect tunnel-FET behavior? *IEEE Electron Device Letters*. 2013 Jun; 34(6). Crossref
39. Richter S, Blaesser S, Knoll L, Trelenkamp S, Fox A, Schafer A, Hartmann JM, Zhao QT, Mantl S. Silicon-germanium nanowire tunnel-FETs with homo- and heterostructure tunnel junctions. *Solid-State Electronics*. 2014 Apr; 98. Crossref
40. Kim HW, Kim JH, Kim SW, Sun MC, Park E, Park BG. Tunneling field-effect transistor with Si/SiGe material for high current drivability. *Japanese Journal of Applied Physics*. 2014 May; 53. Crossref
41. Amrutha TP, Flavia Princess Nesamani I, Lakshmi Prabha V. Design of Si/SiGe heterojunction line Tunnel Field Effect Transistor (TFET) with high-k dielectric. *ARPJ Journal of Engineering and Applied Sciences*. 2015 Mar; 10(4).
42. Brinda A, Chakrapani K., Characterization of tunnel FET for ultra low power analog applications. *Journal of Theoretical and Applied Information Technology*. 2012 Aug; 42(2).
43. Patel N, Ramesha A, Mahapatra S. Drive current boosting of n-type tunnel FET with strained SiGe layer at source. *Microelectronics Journal*. 2008 Mar; 39. Crossref
44. Nayfeh OM, Chleirigh CN, Hennessy J, Gomez L, Hoyt JL, Antoniadis DA. Design of tunneling field-effect transistors

- using strained-silicon/strained-germanium Type-II staggered heterojunctions. *IEEE Electron Device Letters*. 2008 Sep; 29(9). Crossref
45. Verhulst AS, Vandenberghe WG, Maex K, Gendt SD, Heyns MM, Groesenrken G. Complementary silicon-based heterostructure tunnel-FETs with high tunnel rates. *IEEE Electron Device Letters*. 2008; 29(12). Crossref
46. Narang R, Saxena M, Gupta RS, Gupta M. Asymmetric gate oxide tunnel field effect transistor for improved circuit performance. *International Conference on Devices, Circuits and Systems*. 2012. Crossref
47. Kim SW, Choi WY, Shim WB, Kim H, Sun MC, Kim HW, Park BG. Study on the ambipolar behavior depending on the length of gate-drain overlap. *International Technical Conference on Circuits/Systems, Computers and Communications*. 2012.
48. Abdi DB, Jagadesh Kumar M. Controlling ambipolar current in tunneling FETs using overlapping gate-on-drain. *Journal of the Electron Devices Society*. 2014 Oct; 2(6). Crossref