Background: Memories occupy the majority of chip area, and the response time for any system depends on its memory too. So, SRAMs are critical to the speed of processor operations and thus need to be rigorously optimized. The optimizations have to be in such a way that the constraints of better performance as well as reliability are met. Methods/Statistical analysis: The proposed bit cell is compared with conventional 6T bit cell for access time, read stability, on-current,and off-current, and the suitable sense amplifiers and decoder are analyzed. Findings: The proposed architecture for SRAM design meets the criteria of faster access time and read stability as compared to the conventional 6T SRAM. Write 1 operation achieves a rise of 16%, while write 0 and read 1 are better than 6T by 70 and 90%, respectively. The design was implemented on 28 nm FD-SOI platform. Application/Improvements: The proposed design has the better read stability as compared to the conventional 6T SRAM bit cell design. © 2018, Springer Nature Singapore Pte Ltd.