Header menu link for other important links
A 32 BIT MAC unit design using Vedic multiplier and reversible logic gate
, Deshmukh N, Agarwal P, Sahoo S.K, , Reglend I.J.
Published in IEEE
The Vedic Multiplier and the Reversible Logic Gates has Designed and implemented in the multiply and Accumulate Unit (MAC) and that is shown in this paper. A Vedic multiplier is designed by using Urdhava Triyagbhayam sutra and the adder design is done by using reversible logic gate. Reversible logics are also the fundamental requirement for the emerging field of Quantum computing. The Vedic multiplier is used for the multiplication unit so as to reduce partial products and to get high performance and lesser area. The reversible logic is used to get less power. The MAC is designed in Verilog HDL and the simulation is done in Modelsim, Xilinx 14.2 and synthesis is done in both RTL compiler using cadence as well as Xilinx. The chip design for the proposed MAC is also carried out. © 2015 IEEE.
About the journal
JournalData powered by Typeset2015 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2015]
PublisherData powered by TypesetIEEE
Open Access0