Watermarking the digital data is a familiar technique to authenticate and resolve the copyright issues of multimedia data. This paper proposes a new VLSI architecture for watermarking grayscale images using weighted median prediction operation, as this mechanism will have a minimum computation complexity. In this VLSI based data hiding process the secret digital signature is hidden in the host image and analyzed with the PSNR value and Payload capacity. © 2015 IEEE.

Sakthivel S M

Electronics

School of Electronics Engineering

Chennai Campus

Ravi Sankar A

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

A VLSI architecture for watermarking of grayscale images using weighted median prediction

2015 2nd International Conference on Electronics and Communication Systems (ICECS)

Background: The rapid advancement of multimedia technology has made the data communication and data sharing so comfortable through wireless network and Internet. During this multimedia communication, the piracy of the multimedia content is a primary concern (i.e. anyone can duplicate or alter the originality). One of the most efficient techniques to protect the multimedia data is watermarking. It is the process of adding a secret digital signature to the host content in a visible or invisible form. The process of watermarking will be of reversible or irreversible nature. Method: In this paper, a reversible watermarking strategy using prediction technique with its hardware architecture is proposed. In the VLSI implementation aspect three different architectural structures are proposed as pipelined, parallel and dataflow architecture with embedding concept. Findings: Finally, all the three architectural designs are modelled and implemented using Verilog HDL. The entire process is integrated in a specific chip. Application: It can be used as a separate co-processor for carrying out the watermarking in real time with any multimedia devices. © Springer Nature Singapore Pte Ltd. 2018.

Lecture Notes in Electrical Engineering VLSI Design: Circuits, Systems and Applications

Pipelined and Parallel Architecture of Reversible Watermarking for Greyscale Images

2017 25th European Signal Processing Conference (EUSIPCO)

Sessions: 2017 25th European Signal Processing Conference (EUSIPCO)

IET Image Processing

Reversible watermarking utilising weighted median-based prediction

Microelectronics Journal

FPGA and ASIC implementation of robust invisible binary image watermarking algorithm using connectivity preserving criteria

IEEE Transactions on Information Forensics and Security

Adaptive Data Hiding in Edge Areas of Images With Spatial LSB Domain Systems

2008 IEEE International Conference on Multimedia and Expo

Attack by colorization of a grey-level image hiding its color palette

Journal	Data powered by Typeset2015 2nd International Conference on Electronics and Communication Systems (ICECS)
Publisher	Data powered by TypesetIEEE
Open Access	0