Header menu link for other important links
ASIC implementation of shared LUT based distributed arithmetic in FIR Filter
Naga Jyothi Grande,
Published in IEEE
Volume: 2017-January
Pages: 1 - 4
This paper presents a brief on the implementation of reconfigurable shared LUT (look-up-Table) based Distributed Arithmetic (DA) for the higher order finite-impulse response (FIR) filters whose filter coefficients can be changed during run time. In this architecture all the multipliers and adders are replaced by the register banks, multiplexers and the shifters. The throughput rate of the design is increased by having shared LUTs instead of ROM in the DA FIR filter architecture. By implementing this concept in ASIC, the area, area delay product (ADP), minimum cycle period (MCP) and energy per sample are reduced when compare with the conventional DA architecture. The architecture supports 95 MHz sampling frequency. © 2017 IEEE.
About the journal
JournalData powered by Typeset2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)
PublisherData powered by TypesetIEEE
Open AccessNo