Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Journal Article
Booth Multiplier using Reversible Logic with Low Power and Reduced Logical Complexity
Nandal A
,
Vigneswaran T
,
Rana A.K.
Published in Indian Society for Education and Environment
2014
DOI:
10.17485/ijst/2014/v7i4.15
Volume: 7
Issue: 4
Pages: 525 - 529
Request full-text
Cite
Content may be subject to copyright.
Citations (1)
Journal Details
Authors (1)
About the journal
Journal
Indian Journal of Science and Technology
Publisher
Indian Society for Education and Environment
ISSN
0974-6846
Open Access
0
Authors (1)
Vigneswaran T
Electronics
School of Electronics Engineering
Chennai Campus
Recent publications
FPGA Implementation of Hiding Information using Cryptography
Performance Analysis of Real Time Operating System with General Purpose Operating System for Mobile Robotic System
An Efficient Low Power and High Speed Distributed Arithmetic Design for FIR Filter
Low Power 64 Point FFT Processor
Get all the updates for this publication
Follow