Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Journal Article
Open Access
Brauns Multiplier Implementation using FPGA with Bypassing Techniques
Anitha R
,
Bagyaveereswaran V
Published in Academy and Industry Research Collaboration Center (AIRCC)
2011
DOI:
10.5121/vlsic.2011.2317
Volume: 2
Issue: 3
Pages: 201 - 212
Download
PDF
Publisher Copy
Cite
Publisher Copy Version
Content may be subject to copyright.
This is a bronze open access article.
This is a bronze open access article.
PDF
Figures & Tables (13)
References (7)
Journal Details
Authors (2)
About the journal
Journal
International Journal of VLSI Design & Communication Systems
Publisher
Academy and Industry Research Collaboration Center (AIRCC)
Open Access
Yes
Authors (2)
Anitha R
Department of Micro and Nanoelectronics
School of Electronics Engineering
Vellore Campus
Recent publications
A 32 BIT MAC unit design using Vedic multiplier and reversible logic gate
Cost Effective Home Automation using IOT and Smartphone
Automation of Agricultural Tasks with Robotics- Agrobot
Intelligent Framework for Public Transport Bus Services system
Bagyaveereswaran V
Department of Control and Automation
School of Electrical Engineering
Vellore Campus
Recent publications
Electronic scrutinizer for automobiles
Optimal Tuning of Fractional-Order PID Controller
Pole counter for diametrically magnetized ring or disk magnets
System identification using artificial neural network
Get all the updates for this publication
Follow