FinFET based Improved Pass-transistor Adiabatic Logic (IPAL) powered by four-phase power-clock is presented. Capable of operating across MHz to GHz frequency range, it consists of differential cascode structure along with discharge devices for increased energy efficiency, lower leakage and switching transients, and glitch free output. Use of FinFET eliminates limitations of MOS device. IPAL is validated for energy efficiency through combinational and sequential circuits using 2N2P, 2N2N2P and Positive Feedback Adiabatic Logic circuits. Design of IPAL, energy modelling and performance characteristics are presented. Cyclic Redundancy Check architecture being a commonly used methodology to detect errors in data transmission and reception in communication protocols, 32-bit CRC circuit has been designed and performance metrics are analysed. CRC architecture designed using FinFET based IPAL circuit has been compared against FinFET based 2N2P, 2N2N2P and PFAL adiabatic circuits. 30 nm FinFET Verilog-A models have been used for designs in Cadence® environment. Energy efficiency of 24%, 41% and 48% have been attained against 2N2P, 2N2N2P and PFAL based 32-bit CRC architectures while operating at 500 MHz. © 2019

V S Kanchana   Bhaaskaran

Electronics

School of Electronics Engineering

Chennai Campus

Bhuvana B.P

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

AEU - International Journal of Electronics and Communications

In recent years, side channel attacks such as Differential Power Analysis (DPA) and Simple Power Analysis (SPA) are the most common in cryptographic hardware systems. Smart Cards, RFID tags, military communications and electronic commerce are some of the applications where cryptography plays a significant role. Adiabatic logic design is one among various low power VLSI design techniques used in the design of cryptographic hardware systems. In this paper, we propose the Positive Feedback Symmetric Adiabatic Logic (PFSAL) which reduces the energy dissipated by the S-Box circuit used in the cryptographic designs. Proposed PFSAL is validated by the design of the PFSAL based Rijndael S-Box. The efficiency of the proposed design is validated by comparing it with Rijndael S-Box designed using other existing security based adiabatic logic circuits. Results are simulated in Cadence Virtuoso. Proposed PFSAL is competent in terms of energy consumption, uniform power and current traces when compared with the existing counterparts. © 2018 IEEE.

2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)

Positive Feedback Symmetric Adiabatic Logic Against Differential Power Attack

The novel pre-resolve and Sense Adiabatic Logic (PSAL) is a less complex quasi-adiabatic logic circuit usable for frequency range from 100 KHz to 500 MHz. It employs a large height pre-resolved nMOS structured tree and a differential sensing logic. The logic realizes superior energy efficiency through reduced silicon area requirement, low circuit latency, glitch-free output and less switching transients. Significant reduction in switched capacitance realizes enhanced speed performance. Furthermore, evaluation of more than one level of gate (or a complex gate) in each phase makes use of less number of buffers possible, in the adiabatic pipeline. With circuit latency being a major impediment of four-phase adiabatic logic styles, PSAL achieves better throughput and reduced critical path length leading to improved frequency performance. The nMOS structured cascode tree and differential sensing logic help overcome the incomplete charge-recovery and the floating output node problems prevalent in adiabatic logic structures. Full custom and modular flow is adopted in the circuit designs. The design is proved energy-efficient for both low and high frequency ranges of the order of 200 KHz and 500 MHz, respectively for an 8-bit multiplier. Full-custom designs are done using 350 nm CMOS technology library from Austria Micro Systems. Performance efficiency is proved through comparisons with static CMOS and PFAL equivalent circuits through extensive post-layout simulations.

Journal of Circuits, Systems and Computers

PRE-RESOLVE AND SENSE ADIABATIC LOGIC FOR 100 KHZ TO 500 MHZ FREQUENCY CLASSES

This paper presents Differential Cascode Pre-resolve Adiabatic Logic (DCPAL) that can operate with greater functionality, larger fan-in and high energy efficiency. It is a diode free and dual rail logic operated by four phase power clock for the adiabatic pipeline. Less complex with differential cascode structure and fewer numbers of transistors, the pre-resolving feature for the complementary inputs achieves reduction in latency, significant drop in the switched capacitance that realizes power efficiency, better silicon area efficiency, reduced leakage paths and glitch-free output with reduced switching transients. Energy efficiency against static CMOS equivalent and better speed performance against 2N2P, 2N2N2P, PFAL and IPGL equivalent circuits are proved. By the use of post-layout simulations of multi-bit adder and multiplier circuits adopted through full-custom circuit design, the DCPAL achieves adiabatic gain values in the range of 20.85 at 100 MHz power clock frequency to 9.88 at 500 MHz against the static CMOS equivalent 8-bit Wallace tree multiplier circuit. Energy saving of 50% and 45% is achieved against optimized 2N2N2P and PFAL 8-bit multiplier circuits at 500 MHz, and energy saving against these circuits enhances further at higher frequencies. Copyright © 2008 American Scientific Publishers All rights reserved.

Journal	Data powered by TypesetAEU - International Journal of Electronics and Communications
Publisher	Data powered by TypesetElsevier BV
ISSN	1434-8411
Open Access	No