The paper developed a new topology for the single-phase asymmetrical cascaded multilevel inverter and realized with optimal hardware components. This solution aids to substantially reducing the number of semiconductor switches and DC sources, henceforth reduces the gate drivers requirement. The proposed multilevel inverter creates a waveform with a high number of staircase voltage levels compromising with low total harmonic distortion at the outputs. The configuration is asymmetric and generates thirty-one level different output voltages. MATLAB/Simulink numerical software used to verify the modeling and validated experimentally in laboratory scale prototype. The testing of the inverter executed under both steady state and dynamic load changing conditions. A set of numerical and experimental results are provided and shown clear evidence of satisfying the expectation with theoretical development. The proposed converter is well suitable for renewable energy applications. KEYWORDS. asymmetrical invertermultilevel inverterrenewable energystaircase modulation techniquetotal harmonic distortionvoltage source inverter. © 2019 John Wiley &amp; Sons, Ltd.

Dhanamjayulu C

Department of Control and Automation

School of Electrical Engineering

Vellore Campus

Arunkumar G

Department of Energy and Power Electronics

Jaganatha Pandian B

Padmanaban S.

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components.

International Transactions on Electrical Energy Systems

Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components

Among the renewable energy applications, the most popular inverters are cascaded multilevel inverters. Irrespective of numerous benefits these inverters face reliability issues due to the presence of more circuit components in the design. This has been a critical challenge for researchers in designing inverters with enhanced reliability by reducing the total harmonic distortion (THD). This paper proposes a 31-level asymmetric cascaded multilevel inverter for renewable energy applications. The proposed topology produces waveforms consisting of the staircase with a high number of output levels with lesser components with low THD. The investigations on the feasibility and performance of MLI under steady-state, transient, and dynamic load disturbances. The results are validated from a 1.6kW system which provides the proposed inverter. © 2019 IEEE.

Fulltext

IEEE Access

Real-Time Implementation of a 31-Level Asymmetrical Cascaded Multilevel Inverter for Dynamic Loads

This paper implements and compares a symmetric hybridized cascaded multilevel inverter and an asymmetric multilevel inverter utilizing a switched capacitor unit for 17 level inverters. The symmetric hybridized multilevel inverter topology consists of a modified H-bridge inverter, which results in an increase in the output voltage to five level from the three level by using a bi-directional switch at the midpoint of a dual-input dc source. In the proposed asymmetric multilevel inverter, dc sources are replaced with the switched capacitor unit, which in turn boosts the output voltage and produces twice the voltage levels at the loads. The proposed topology with the staircase modulation technique has been verified using MATLAB-SIMULINK, and the results are experimentally executed with prototype models, which are interfaced with dSPACE RTI 1104. The results of the proposed topologies are experimentally obtained for steady state, and the performance of the same is tested under different resistive and inductive load disturbance conditions. The results substantiate that these multilevel inverter topologies are better stabilized during load disturbance conditions with low total harmonic distortion, a lesser number of switches, and increased output voltage levels, and these topologies well suit for renewable energy applications. © 2013 IEEE.

Implementation and Comparison of Symmetric and Asymmetric Multilevel Inverters for Dynamic Loads

Multilevel inverters (MLIs) are gaining familiarity in industries for high-voltage applications. This study is a comparison of symmetric and asymmetric reduced switch MLI topologies which require a lesser number of switches for generating the desired number of voltage levels. In both symmetric and asymmetric conditions, output voltage levels are generated using the same number of switches with different DC source magnitudes. Unipolar pulse width modulation strategy is adapted in these topologies to generate the switching pulses. Three different unipolar references (sine, trapezoidal, 60°) and three different carrier arrangements (phase disposition, alternative phase opposition and disposition and variable frequency) are taken and each reference is compared with three different carrier signals. The performance parameters such as total harmonic distortion (THD), crest factor and distortion factor are evaluated for different modulation indices and compared with both conditions. The proposed topology in symmetric and asymmetric conditions can generate 9-level and 31-level output voltages, respectively, which are simulated using MATLAB/Simulink and verified with the experimental setup. The calculation of%THD using analytical asymptotic formula is also carried out. The theoretical value of%THD is verified to match closely with the simulation and experimental results. © The Institution of Engineering and Technology 2016.

Journal	Data powered by TypesetInternational Transactions on Electrical Energy Systems
Publisher	Data powered by TypesetWiley
ISSN	2050-7038
Open Access	0