Get all the updates for this publication
Articles
Design of artificial neuron network with synapse utilizing hybrid CMOS transistors with memristor for low power applicationsPublished in World Scientific
2020
Volume: 29
Issue: 12
Neural networks are mimetic with biological neuron which are employed on digital computers. These networks are designed with CMOS technology using 0.45 μm in cadence virtuoso. The scaling of CMOS limits parameters like power consumption, area and parallelism. To overcome the limitations, a nanoscale, nonvolatile Memristor device is used to design the synapses. The proposed network is designed for neuron synapse networks implemented with a memristor device. This network is compared with neuron linked with CMOS synapse. The proposed network has low power consumption, high spike frequency, and low delay value. The spike frequency of Memristor synapse increases by 65.51% when compared with the existing CMOS synapse and power consumption is reduced to 52.79%. The delay is reduced to 0.294 μs. The simulation results are carried using Specter. © World Scientific Publishing Company
Topics: Artificial neuron (55)%55% related to the paper, Memristor (55)%55% related to the paper and CMOS (54)%54% related to the paper
View more info for "Design of Artificial Neuron Network with Synapse Utilizing Hybrid CMOS Transistors with Memristor for Low Power Applications"
Content may be subject to copyright.
About the journal
| Journal | Journal of Circuits, Systems and Computers |
|---|---|
| Publisher | World Scientific |
| ISSN | 02181266 |
Authors (1)
Sakthivel R- Low power energy efficient pipelined multiply-accumulate architecture
- Low - Power and Area - Efficient Square – Root Carry Select Adders using Modified XOR Gate
- Highly secured high throughput VLSI architecture for AES algorithm
- Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
