Anita Angeline A

Electronics

School of Electronics Engineering

Chennai Campus

V S Kanchana   Bhaaskaran

Khaladkar Ramdas Bhanudas

RAMDAS BHANUDAS KHALADKAR

Fulltext

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

Indian Journal of Science and Technology

Dynamic logic circuits are preferred over static logic circuits for their increased speed performance and lower power consumption. However, they are found prone to false evaluation while cascading multiple stages of dynamic logic circuits. To overcome this problem, the domino logic circuits were proposed by researchers. However, they offer reduced noise margins due to increased leakage current and charge sharing problems. In this paper, Manchester Carry Chain Adder design is explored for use with domino logic and comparison of various domino logic topologies intended for improved noise immunity and reduced leakage current against the proposed structure have been carried out. Wide fan-in gates and 8-bit Manchester Carry Chain Adder (MCC) based on various high speed domino logic circuit topologies have been designed using Cadence® using 180nm technology library from TSMC. Design of 8-bit OR gate, using High Speed Domino (HSD) topology consumes 10.8% lower power in comparison with Controlled-Current Comparison-based domino logic (C3D) topology. Furthermore, it is observed that an 8-bit Manchester Carry Chain adder using HSD topology is 5.027 times faster than C3D topology and the leakage power consumption is also reduced. © 2019 IOP Publishing Ltd. All rights reserved.

IOP Conference Series: Materials Science and Engineering

Design of Manchester Carry Chain Adder using High speed Domino Logic

International Journal of VLSI Design & Communication Systems

Low Power Dynamic Buffer Circuits

Integration

Low power dynamic logic circuit design using a pseudo dynamic buffer

2011 3rd International Conference on Electronics Computer Technology

A novel low power and high speed Wallace tree multiplier for RISC processor

IBM Journal of Research and Development

Limited switch dynamic logic circuits for high-speed low-power circuit design

IEEE Journal of Solid-State Circuits

A true single-phase-clock dynamic CMOS circuit technique

Dynamic Logic ALU Design with Reduced Switching Power

Journal	Indian Journal of Science and Technology
Publisher	Indian Society for Education and Environment
ISSN	0974-6846
Open Access	Yes