Header menu link for other important links
Dynamic Reconfigurable Architectures—A Boon for Desires of Real Time Systems
Kansagara K, Shravya K.V,
Published in Springer India
Volume: 340
Pages: 235 - 244
Speed of system, adaptability in runtime, short system response time, tolerance for faults, low latency in packet delivery, effective utilisation of on chip hardware resources and bandwidth with desired functionality execution are essential for real time applications. Analysis of competitive reliable reconfigurable architectures in distinct applications like image processing and performance up gradation in Discrete Cosine Transform (DCT), System on Chip (SoC), Network on Chip (NoC), Digital Signal Processor (DSP), Field Programmable Gate Array (FPGA) is done. The analysis described for reconfigurable architectures like Synthesis and Partitioning for Adaptive Reconfigurable Computing System (SPARCS), Course-Grained Reconfigurable Architectures (CGRAs), Multi Processors System on chip (MPSoC), North-last-weave algorithm, Sequential Minimal Optimization (SMO) algorithm have efficacy in achieving above mentioned desires of a real time electronic system. © Springer India 2015.
About the journal
JournalData powered by TypesetAdvances in Intelligent Systems and Computing Information Systems Design and Intelligent Applications
PublisherData powered by TypesetSpringer India
Open Access0