Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Articles
H.264 Decoder Design using Verilog (With Simulation Results)
Shriram Vasudevan K
,
V Subashri
,
Sasikumar P
Published in Foundation of Computer Science
2010
DOI:
10.5120/92-192
Volume: 1
Issue: 4
Pages: 112 - 117
Request full-text
Cite
Content may be subject to copyright.
Journal Details
Authors (1)
About the journal
Journal
International Journal of Computer Applications
Publisher
Foundation of Computer Science
Authors (1)
Sasikumar P
Department of Embedded Technology
School of Electronics Engineering
Vellore Campus
Recent publications
Heuristic Approaches with Probabilistic Management for Node Placement in Wireless Sensor Networks
K-Means Clustering in Wireless Sensor Networks
Dynamic Power Control Clustering Wireless Sensor Networks based on Multi-Packet Reception.
eNodeB configuration, performance and fault management for coverage optimization
Get all the updates for this publication
Follow