Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Proceedings Article
Hardware implementation of template matching algorithm and its performance evaluation
B. Satish
,
Jayakrishnan P
Published in IEEE
2017
DOI:
10.1109/icmdcs.2017.8211720
Request full-text
Cite
Content may be subject to copyright.
Figures & Tables (1)
References (5)
Journal Details
Authors (1)
About the journal
Journal
Data powered by Typeset
2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)
Publisher
Data powered by Typeset
IEEE
Open Access
0
Authors (1)
Jayakrishnan P
Department of Micro and Nanoelectronics
School of Electronics Engineering
Vellore Campus
Recent publications
2-Dimensional systolic architecture for H.264/AVC variable block size motion estimation
Implementation of non-linear pipelined floating point adder
Implementation of adder structure with fast carry network for high speed processor
Implementation of pipelined Booth Encoded Wallace tree Multiplier architecture
Get all the updates for this publication
Follow