In this paper, a high-performance domino logic style with reduced delay and less delay variability under process parameter variations is presented. An improved control methodology with delayed enabling of the keeper circuit using the clock signal is proposed. This makes the keeper to be idle during the start of the evaluation phase and reduces the contention. It also helps in increasing the speed performance of the circuit. Furthermore, the reduced loop gain due to the modified keeper circuit lessens the delay variations. The proposed keeper control circuits demonstrate delay reduction of 46% compared to the conventional domino logic circuit. The statistical variations of the process parameters using Monte Carlo analysis demonstrate the reduced delay variations to the tune of 48% for 100 runs. The circuits are simulated using Cadence Virtuoso® employing 180 nm technology node libraries. © Springer Nature Singapore Pte Ltd. 2018.