Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Proceedings Article
High speed architecture for Variable Block Size Motion Estimation in H.264
Jayakrishnan P
,
Niyas R.M
,
Maillikarjun K.H.
Published in IEEE
2013
DOI:
10.1109/ICE-CCN.2013.6528478
Request full-text
Cite
Content may be subject to copyright.
Figures & Tables (6)
Citations (1)
References (5)
Journal Details
Authors (1)
About the journal
Journal
Data powered by Typeset
2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN)
Publisher
Data powered by Typeset
IEEE
Open Access
0
Authors (1)
Jayakrishnan P
Department of Micro and Nanoelectronics
School of Electronics Engineering
Vellore Campus
Recent publications
2-Dimensional systolic architecture for H.264/AVC variable block size motion estimation
Implementation of non-linear pipelined floating point adder
Implementation of adder structure with fast carry network for high speed processor
Implementation of pipelined Booth Encoded Wallace tree Multiplier architecture
Get all the updates for this publication
Follow