

Article

Low Noise Low Power CMOS Telescopic-OTA for Bio-Medical Applications

Bellamkonda Saidulu *, Arun Manoharan * and Kumaravel Sundaram

School of Electronics Engineering, VIT University, India; kumaravel.s@vit.ac.in

* Correspondence: bellamkonda.saidulu@gmail.com (B.S.); arunm@vit.ac.in (A.M.)

Academic Editor: Yevgeniya Kovalchuk

Received: 11 August 2016; Accepted: 14 October 2016; Published: 25 October 2016

Abstract: The preamplifier block is crucial in bio-medical signal processing. The power intensive Operational Transconductance Amplifier (OTA) is considered, and the performance of preamplifier is studied. A low noise and low power telescopic OTA is proposed in this work. To reduce the noise contribution in the active load transistors, source degeneration technique is incorporated in the current stealing branch of the OTA. The OTA design optimization is achieved by g_m/I_d methodology, which helps to determine the device geometrical parameters (W/L ratio). The proposed design was implemented in CMOS 90 nm with bias current and supply voltage of $1.6 \mu\text{A}$ and 1.2V , respectively. The post layout simulation results of the proposed amplifier gave a gain of 62 dB with phase margin 57° , CMRR 78 dB, input referred noise $3.2 \mu\text{Vrms}$, Noise Efficiency Factor (NEF) 1.86 and power consumption of $1.92 \mu\text{W}$.

Keywords: low noise preamplifier; telescopic OTA; source degeneration; current stealing; CMOS 90 nm; g_m/I_d methodology; subthreshold

1. Introduction

The recent advancement in health monitoring system with NEMS/MEMS technology has opened up the opportunity for integrating a greater number of sensors on a chip (high density) which in its turn allows for better disease diagnosis and treatment of patients. Figure 1 [1] shows the physiological signal's frequency and amplitude distribution in the range of $1 \mu\text{V}$ – 10mV and 0.5Hz – 10KHz . This work will focus on the frequency range of Epilepsy seizure diagnoses using EEG signal which is limited to 100Hz . Some of the bio-signal recording systems are constructed such that they are implantable, and are placed beneath the skin to record for a fairly long period (7–12 weeks) to diagnose the disorders. These recording systems demand low power consumption, small size [2] and low noise for faithful signal detection.

The preamplifier is shown in Figure 2 [1]. It consists of an MOS Depletion Pseudo Resistor (MDPR), coupling capacitor (C_1), feed back capacitor (C_f) and load capacitor (C_L). MDPR is used for the rejection of DC offset at the electrode-tissue interface, which emulates high resistance values (Tera ohm) with smaller swing. The midband gain of the preamplifier is decided by the ratio of capacitors (C_f/C_1) and the bandwidth approximately to $g_{m,OTA}/A_m * C_L$. To design preamplifier, OTA is the most important circuit for better performance and also for a power-intensive circuit. The challenging issue is to design a preamplifier with low power, low noise and optimized area. The amplifier should be stable and should collect undistorted signal by rejecting large DC offset voltage due to the interface between the electrode and the tissue [3]. Due to bio-compatibility, the existing circuitry still requires improvement in terms of: area, noise level, heat and power dissipation [3]. For instance, the power consuming area of $80 \text{mW}/\text{cm}^2$, produces a heat flux which may cause necrosis in muscle tissue [4].




Figure 1. Physiological signal's frequency and amplitude distribution.




Figure 2. Schematic of the Preamplifier.

Chaturvedi and Amrutur [2] demonstrated the advantages of open loop over closed loop neural amplifier architectures which are based on the requirement of low frequency signal applications. In their work, they had the benefit of area and power consumption. These open loop architectures have drawbacks in terms of inaccuracy in gain and large distortion. Harrison and Charles [1] achieved better noise level with the cost of power consumption and high bias current. Yang and Holleman [5] demonstrated dual stages, single ended input stage and differential second stage, and focused on supply noise cancellation which achieved better NEF. Nemievosky et al. [6] explained the input referred noise and power spectral density model in saturation and subthreshold regions. They proposed an optimization method to reduce the noise by changing the aspect ratio. Study of the related works reveals the importance of low noise and low power preamplifier design with optimized device geometry. The advantages of single stage telescopic OTA [1] are high gain and area efficiency. Therefore, we propose telescopic OTA with source degeneration in the current stealing branch in this work. Optimized device geometry has been selected based on the g_m/I_D method shown in Figure 3. Post-layout simulation of the proposed OTA design is carried out with and without source degeneration in the current stealing branch and the results are compared with conventional OTA. This proposed design achieves better noise level and better power consumption.

This paper is organized as follows. Section 2 demonstrates the g_m/I_D methodology for the proposed OTA. Section 3 reports the proposed OTA with source degeneration in the current stealing branch. Section 4 discuss the obtained post-layout simulation results.




Figure 3. g_m/I_D vs. Normalized current density (I_n) = ($I_D/W/L$).

2. g_m/I_D Methodology

The g_m/I_D is a design parameter that reveals the region of operation and aspect ratio of all MOS transistors in a circuit. This g_m/I_D parameter is obtained by characterization of NMOS and PMOS transistors through simulation for a particular technology [7]. Figure 3 shows the simulation of g_m/I_D vs. I_n (normalized current density) plots for both NMOS and PMOS transistors with ($W = 10 \times L_{min}$), ($L = L_{min}$) in CMOS 90 nm technology.

The design methodology is followed as presented in Figure 4.

1. Akbari et al. demonstrated [8,9] g_m/I_D design flow. Selection of the high g_m/I_D value from the Figure 3 ensures lower V_{gs} , larger W and smaller L without reduction in current. This keeps the input transistors ($M_{1,2}$) operating in weak inversion and leads to minimizing the input-referred noise.
2. The selection of a low g_m/I_D value from Figure 3 for reducing the input referred noise, ensures high V_{gs} , lower W and larger L , without current reduction. This means that the load and stealing transistors ($M_{9,10}$, $M_{7,8,11,12}$) operate in strong inversion.
3. For cascode transistors ($M_{3,4,5,6}$), a moderate value of g_m/I_D is selected with respect to the curves to ensure operates in moderate inversion. With allowable cost of voltage swing, the cascode transistors are introduced to improve the gain of preamplifier without further noise inclusion by shielding property [10].




Figure 4. Design flow of g_m/I_D methodology.

3. Design of Telescopic OTA

Figure 5 shows the schematic of proposed telescopic OTA with source degeneration in the current stealing branch. In the proposed OTA, M0 is a bias transistor, and M1 and M2 are input differential transistors. M3, M4, M5 and M6 are cascode transistors. M7 and M8 are load transistors, M9, M10, M11 and M12 are current stealing transistors. R is the source degenerative resistor in each branch and bias current (I_b) is $1.6 \mu\text{A}$, I_{steal} is 710 nA , $R = 300 \text{ k}\Omega$. The local feedback provided by the degeneration resistor circulates part of the noise current in MOS transistor, without passing it to the output [11].

Bio-amplifier overall performance majorly depends on optimized architecture, proper biasing and sizing of OTA. The design parameters of OTA such as gain, phase margin, UGB, power consumption, noise, slew rate and CMRR can be optimized by proper selection of the V_{gs} , aspect ratio (W/L) and bias current. Factors influencing the overall performance of the preamplifier are: optimized architecture, proper biasing and sizing of OTA. For low noise and low power design, all transistors are operated in different regions i.e., weak inversion, moderate inversion and strong inversion based on their aspect ratio (W/L). The standard biasing circuits [12] are used to bias the OTA.

This paper proposed a noise reduction technique by introducing source degeneration in the current stealing branch [2,11], which has more impact on noise reduction. Current stealing is a gain enhancement technique. OTA's output impedance is inversely proportional to the drain current and transconductance is directly proportional to the square root of I_D . From these relations, gain is inversely proportional to the drain current. The current stealing technique separates the bias currents of input and load transistors to alter the gain and drain currents [13].

Decrement of the current in active load transistors reduces the overall noise and improves the gain. A PMOS input telescopic amplifier with current stealing technique (g_m - g_m structure) is presented in [1]. In this work, the circuit with all PMOS transistors with one side cascode offers less gain.




Figure 5. Proposed Telescopic Operational Transconductance Amplifier (OTA).

4. Proposed Low Noise OTA Design

The Inversion Coefficient (IC) can be calculated, based on the ratio of drain current (I_D) to the moderate inversion ($IC = 1$, both currents are equal) characteristic current (I_S) [3].

$$IC = \frac{I_D}{I_S} \quad (1)$$

The calculation of the modern inversion characteristic current (I_S) [14] is given by

$$I_S = \frac{2\mu C_{OX} U_T^2 W}{k L} \quad (2)$$

where,

U_T = Thermal voltage (KT/q) = 26 mV,

C_{OX} = Oxide Capacitance per unit area,

μ = Mobility of charge carriers,

k = Subthreshold gate coupling coefficient (Typically, 0.7) and

$\frac{W}{L}$ = Aspect ratio of transistor.

MOS transistors are modeled using any one of the following: BSIM, PSP, EKV or ACM [15]. In this work, EKV semi-empirical model is used. The EKV Model is chosen for low power circuit design and this model is also valid for three regions of operation [16].

MOS transistor Trans conductance (g_m) is

$$g_m = \frac{kI_D}{U_T} \frac{2}{1 + \sqrt{1 + 4IC}} \quad (3)$$

where,

k = Sub threshold slope factor (0.7) is equivalent to $1/n$, n represents reciprocal of surface potential. Table 1 shows the different regions of operation based on their Inversion Coefficient (IC) [17].

Table 1. Relation between g_m , I_D and Region of operation with Inversion Coefficient (IC).

Inversion Coefficient (IC)	Relation between g_m , I_D	Inversion Level	Region of Operation
IC > 10	$g_m \propto \sqrt{I_D}$	Strong inversion	Saturation region
$10 > IC > 0.1$	g_m overestimate	Moderate inversion	Middle region
IC < 0.1	$g_m \propto I_D$	Weak inversion	Subthreshold region

From the Qian [18], the typical “bio-signals” background noise is in the range of 5–10 μVrms . Input referred noise level of OTA should be kept lower than the base level of the “bio-signals” and this noise will effect the OTA performance [19]. Design parameters of the proposed OTA (Figure 5) are given in Table 2. To reduce OTA power consumption, the input referred noise should be varied with reference to background noise. By maximizing the input differential pair transconductance ($g_{m1,2}$), input referred noise voltage is reduced from all noise sources like load transistors and resistors with same power consumption. Input transistors are biased in deep subthreshold region with selection of an Inversion Coefficient (IC) value less than 0.1.

Table 2. Operating Parameters for transistors in OTA with $I_{total} = 1.6 \mu\text{A}$.

Devices	W/L	$g_m(\mu\text{m})$	$\frac{g_m}{I_D} (V^{-1})$	$I_D(A)$
M0	900 n / 130 n	35	22	1.6 μ
M1, M2	80 μ / 6 μ	21.28	26	800 n
M3, M4	900 n / 2.2 μ	1.97	21	90 n
M5, M6	120 n / 100 n	1.90	20	90 n
M7, M8	120 n / 100 n	1.933	21	90 n
M9, M10	3 μ / 100 n	19.6	17	710 n
M11, M12	820 n / 100 n	16	17	710 n

In order to reduce the noise of telescopic OTA, source degeneration resistors are used which provide significant reduction in flicker noise. Noise contribution of different transistors in a circuit is given by the following relative formulae,

$$\text{Flicker noise PSD} = i_{n,1/f}^2 = \frac{K}{C_{OX}WL} g_m^2 \frac{1}{f} (A^2 / \text{Hz}) \quad (4)$$

$$\text{Thermal noise PSD} = i_{n,th}^2 = 4K_B T g_m \gamma (A^2 / \text{Hz}) \quad (5)$$

Equations (4) are (5) divided by $g_{m1,2}^2$

$$v_{n,in,OTA}^2 = v_{n,in,th}^2 + v_{n,in,1/f}^2 = R + v_{n,in,m1}^2 + v_{n,in,m7}^2 + v_{n,in,m11}^2 (V^2 / \text{Hz}) \quad (6)$$

$$v_{n,in,th}^2 = 4K_B T \gamma \left(\frac{R}{\gamma} + \frac{1}{g_{m,in}} + \frac{g_{m,7}}{g_{m,in,eff}^2} + \frac{g_{m,11}^2}{g_{m,in}^2} \right) (V^2 / \text{Hz}) \quad (7)$$

$$v_{n,in,1/f}^2 = \frac{K}{C_{ox} \cdot f} \left(\frac{1}{W_{in} \cdot L_{in}} + \frac{g_{m,7}^2}{W_7 \cdot L_7 \cdot g_{m,in,eff}^2} + \frac{g_{m,11}^2}{W_{11} \cdot L_{11} \cdot g_{m,in}^2} \right) (V^2 / \text{Hz}) \quad (8)$$

$$v_{n,in,OTA}^2 = v_{n,th}^2 + v_{n,1/f}^2 = \frac{4KT\gamma}{g_m I_D} \left(1 + \frac{f_{co}}{f} \right) \quad (9)$$

$$v_{n,in,amp}^2 = \left(\frac{C_1 + C_f + C_m}{C_1} \right)^2 v_{n,in,OTA}^2 \quad (10)$$

where, C_1 , C_f = input and feedback capacitors, C_m is miller capacitance shown in Figure 2. Equations (4) and (5) represent the contribution of noise current density in MOS transistor per unit hertz. In Equation (6) total input-referred noise of OTA is given as ratio of output-referred noise to gain. In Equations (7) and (8), thermal noise and flicker noise of the OTA are shown in terms of noise contributions of input transistors, load transistors and resistor respectively. The area ($W \times L$) and g_m of $M_{1,2}$ are inversely proportional and transconductance of $M_{7,11}$ is directly proportional to the OTA noise. In Equation (9), overall noise of the OTA is represented in terms of $\left(\frac{g_m}{I_D}\right)$ and corner frequency (f_{co}). Equation (10) states the impact of OTA noise over preamplifier. By introducing current stealing branch, $g_{m1,2}$ is increased $g_{m7,8}$ which reduces the overall input-referred noise of the OTA. Transistor total gate input referred noise is the combination of flicker noise and thermal noise. At critical frequency (f_{co}), flicker and thermal noises are equal [20].

Flicker noise in the PMOS transistors is less than NMOS due to less trapping of carriers at the gate and mobility [21]. The reason for preferring PMOS as input transistors is that flicker noise is two orders less than NMOS [22]. Larger gate area for an input differential pair reduces the flicker noise and causes instability due to larger gate capacitance ($W \times L$ area).

Low noise amplifier design needs to be optimized according to the sizing and biasing of the input and load transistors. Flicker noise can be minimized by increasing the gate area ($W \times L$) of active transistors as well as decreasing the transconductance (g_m) of load transistors. Gate area can be maximized by increasing the aspect ratio (W/L) for a constant current. Increased gate area in terms of $W_{in} \times L_{in}$ leads to a change in region of operation to the subthreshold. Due to larger g_m and lower currents, low power is attained. Noise contribution from load transistors is reduced by minimizing the transconductance ($g_{m7,8}$) through reduced current in the load transistors. Due to reduction of a large amount of current in the load transistors, output resistance and resulting gain is increased. Cascode transistors provide larger output resistance and zero noise contribution at the output side.

To minimize the noise within limited power budget, trade-off between noise and power should be considered. NEF is calculated theoretically, which is the noise-power trade-off limit. This limit is achieved by operating the transistors in either weak or strong inversion during implementation.

$$NEF = V_{ni,rms} \sqrt{\frac{2I_{tot}}{\pi U_T 4K_B T BW}} \quad (11)$$

where,

$V_{ni,rms}$ = Input referred noise voltage,

I_{tot} = Total bias current,

U_T = Thermal voltage,

K_B = Boltzman constant,

BW = Bandwidth in Hz.


A single BJT amplifier with zero flicker noise has unity NEF where MOS transistors have accounted for flicker noise. For the proposed OTA, NEF is estimated as 1.86 and compared with the previous works in Table 3.

Table 3. Report of related works done and post layout simulation results of proposed OTA.

Parameter	[8]	[1]	[2]	[5]	This Work
Technology (μm)	0.18	1.5	0.13	0.09	0.09
V_{DD} (V)	± 1.8	± 2.5	1.5	1	1.2
current (μA)	-	0.128	-	2.85	1.6
Gain (dB)	60.8	40	39.4	58.7	62
Power (μW)	720	0.32	1.5	2.85	1.9
Input referred noise (μVrms)	61.5	2.4	5.5	3.04	3.2
CMRR (dB)	-	88	-	-	78
NEF	-	6	-	1.93	1.86
$\text{NEF}^2 \cdot V_{DD}$	-	90	-	-	4.151
Area (μm^2)	-	-	-	-	258.43

5. Simulation and Post Layout Results

Post layout simulation results of proposed telescopic OTA are summarized as follows. All the bio-medical application amplifiers must have input referred noise less than the background noise, i.e., 5–10 μVrms . However, the proposed OTA achieved lesser noise level of 3.2 μVrms with operating frequency of 7 kHz, as shown in Figure 6. For faithful amplification and filtering of signals for bio-medical applications, the amplifier must have a minimum gain of 40 dB and phase margin greater than 45° . Post layout simulation results of the proposed design reveal that gain and phase margin are 62 dB and 57° respectively (as shown in Figure 7). The layout area (as shown Figure 8) of the proposed OTA is optimized to 258.43 μm^2 .

**Figure 6.** Total Input referred noise voltage density of the OTA.




Figure 7. Post layout simulation results of amplifier gain and phase margin.




Figure 8. Layout of proposed telescopic OTA.

Table 3 reports the performance of proposed OTA design along with the other existing works. The comparison statistics between proposed and existing work are not presented since the technology node differs. Akbari and Omid [8] presented a folded cascode amplifier using g_m/id methodology for flicker noise minimization. This methodology obtained better improvement in the flicker noise reduction as well as DC gain, gain-bandwidth with low power consumption. Harrinson and Charles [1] proposed a neural amplifier with low noise reduction and high power consumption from mHz to kHz. Chaturvedi and Amrutur [2] presented a paper on ultra low power and low noise neural amplifier. In his work, though new concept of current stealing is introduced and a half-side PMOS cascode is used to reduce the noise, gain is reduced. Yang and Holleman [5] presented an ultra low power low noise neural recording amplifier with better achievement in power, noise and gain with low current and supply voltage of 1 V. The proposed design parameters prove that the OTA is suitable for bio-medical applications.

6. Conclusions

The main objective of this work is to propose a telescopic OTA for better gain, low noise and power. Introduction of the current stealing branch with source degeneration will enable this proposed telescopic OTA to yield the expected application parameters. The g_m/I_D methodology is adapted for device geometry and their operating regions. EKV model is recommended for CMOS 90 nm technology. Post layout simulations are carried out with V_{DD} 1.2 V. Proposed OTA achieved 3.2 μV_{rms} low noise level. The input transistors are operated in a subthreshold region where current levels have reduced to 1.6 μA and lead to low power consumption. Simulation results of the present work with reference to gain, power, input referred noise, CMRR and NEF have recommended that the proposed telescopic OTA is more suitable for epileptic seizure detection using EEG signal where noise limitations and gain improvements are required.

Acknowledgments: The authors would like to acknowledge the support of Research Groups, VLSI Laboratory, VIT University.

Author Contributions: Bellamkonda Saidulu proposed and carried out the post layout simulation as part of his research. Arun Manoharan and Kumaravel Sundaram supervised the research and participated in the revision processes. All authors have read and approve the final manuscript.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:

NEMS/MEMS – Nano Electro Mechanical System/Micro Electro Mechanical System

EEG – Electroencephalogram

MOS – Metal Oxide Semiconductor

DC – Direct Current

UGB – Unity Gain Bandwidth

CMRR – Common Mode Rejection Ratio

PSD – Power Spectral density

References

- Harrison, R.R.; Charles, C.A. low-power low-noise CMOS amplifier for neural recording applications. *IEEE J. Solid-State Circuits* **2003**, *38*, 958–965.
- Chaturvedi, V.; Amrutur, B. A Low-Noise Low-Power Noise-Adaptive Neural Amplifier in 0.13 μm CMOS Technology. In Proceedings of the 24th International Conference on VLSI Design, Chennai, India, 2–7 January 2011; pp. 328–333.
- Liu, L.; Zou, X.; Goh, W.L.; Ramamoorthy, R.; Dawe, G.; Je, M. 800 nW 43 nV/ $\sqrt{\text{Hz}}$ neural recording amplifier with enhanced noise efficiency factor. *Electron. Lett.* **2012**, *48*, 479–480.
- Shoaran, M.; Pollo, C.; Leblebici, Y.; Schmid, A. Design techniques and analysis of high-resolution neural recording systems targeting epilepsy focus localization. In Proceedings of the the IEEE Annual International Conference of Engineering in Medicine and Biology Society (EMBC), San Diego, CA, USA, 28 August–1 September 2012; pp. 5150–5153.
- Yang, T.; Holleman, J. An Ultra low-Power Low-Noise CMOS Biopotential Amplifier for Neural Recording. *IEEE Trans. Circuits Syst. II Express Br.* **2015**, *62*, 927–931.
- Nemirovsky, Y.; Brouk, I.; Jakobson, C. $1/f$ noise in CMOS transistors for analog applications. *IEEE Trans. Electron Devices* **2001**, *48*, 921–927.
- Girardi, A.; Severo, L.C. g_m/I_D Design methodology. In *Analog CMOS Design Automation Methodologies for Low-Power Applications*; InTech: Rijeka, Croatia, 2011; pp. 32–58.
- Akbari, M.; Hashemipour, O. Design and analysis of folded cascode OTAs using G_m/I_D methodology based on flicker noise reduction. *Analog Integr. Circuits Signal Process.* **2015**, *83*, 343–352.

9. Akbari, M.; Shokouhifar, M.; Hashemipour, O.; Jalali, A.; Hassanzadeh, A. Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization. *Analog Integr. Circuits Signal Process.* **2016**, *86*, 327–339.
10. Razavi, B.; Single stage amplifiers. In *Design of Analog CMOS Integrated Circuits*, 1st ed.; McGraw-Hill, Inc.: New York, NY, USA, 2002; pp. 89–90.
11. Kumaravel, S.; Bharadwaj, K.N.; Venkataramani, B.; Raja, R. A Power Efficient Low Noise Preamplifier for Bio-Medical Applications. *J. Low Power Electron.* **2013**, *9*, 501–509.
12. Carusone, T.C.; Johns, D.; Martin, K. Analog integrated circuit biasing. In *Analog Integrated Circuit Design*, 2nd ed.; John Wiley & Sons: Hoboken, NJ, USA, 2011; pp. 303–305.
13. Layton, K.D. Low Voltage Analog CMOS Architectures and Design Methods. Available online: <http://scholarsarchive.byu.edu/etd/1218/> (accessed on 21 October 2016).
14. Tsvividis, Y.; McAndrew, C. Inversion. In *Operation and Modeling of the MOS Transistor*; Oxford Series in Electrical and Computer Engineering; Oxford University Press: New York, NY, USA, 2011; pp. 64–78.
15. Martegani, R.F. An All-Inversion-Region g_m/I_d Based Design Methodology for Radio frequency Blocks in Cmos Nanometer Technologies. Available online: http://digital.csic.es/bitstream/10261/85749/1/tesis_Fiorelli.pdf (accessed on 21 October 2016).
16. Joye, N.; Schmid, A.; Leblebici, Y. Electrical modeling of the cell electrode interface for recording neural activity from high-density micro electrode arrays. *Neuro Comput.* **2009**, *73*, 250–259.
17. Enz, C.; Krummenacher, F.; Vittoz, E. An analytical mos transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. *Analog Integr. Circuits Signal Process.* **1995**, *8*, 83–114.
18. Qian, C.; Parramon, J.; Sanchez-Sinencio, E. A micropower low-noise neural recording front-end circuit for epileptic seizure detection. *IEEE J. Solid-State Circuits* **2011**, *51*, 1392–1405.
19. Enz, C.; Temes, G. Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization. *Proc. IEEE* **1996**, *84*, 1584–1614.
20. Ou, J.; Ferreira, P. A g_m/I_D based noise optimization for cmos folded-cascode operational amplifier. *IEEE Trans. Circuits Syst. II Express Br.* **2014**, *61*, 783–787.
21. Ulbert, I.; Heit, G.; Madsen, J.; Karmos, G.; Halgren, E. Laminar analysis of human neocortical interictal spike generation and propagation: Current source density and multiunit analysis in vivo. *Epilepsia* **2004**, *45*, 48–56.
22. Mohseni, P.; Najafi, K. A fully integrated neural recording amplifier with DC input stabilization. *IEEE Trans. Bio-Med. Eng.* **2004**, *51*, 832–837.



© 2016 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC-BY) license (<http://creativecommons.org/licenses/by/4.0/>).