Header menu link for other important links
X
Low power SRAM using adiabatic logic
C. Anudeep Varma,
Published in IOP Publishing Ltd
2021
Volume: 1716
   
Issue: 1
Abstract
In this paper the design of low power SRAM has been presented. SRAM memory cell has been realized using adiabatic logic to achieve low power operation. Adiabatic SRAM has been realized using two methods such as i) gradual charging and discharging of bit-line during writing mode and ii) utilizing control transistor based adiabatic circuit i.e., Two Phase Adiabatic Dynamic Logic (2PADL) circuit for the design of memory cell. Furthermore, energy recovery of word line and bit line charge stored in the interconnect capacitances has been realized for the benefit of energy savings. Charge recovery circuits based on 2PADL has been employed in the proposed SRAM memory core to achieve energy recovery. SRAM memory array of (4×4) has been designed as a test circuit. All the circuits are implemented using 180nm CMOS technology and simulations are carried out using Cadence® Virtuoso tool. Simulation results prove that the proposed memory cell has significant amount of energy savings when compared to the conventional static CMOS SRAM cell. © 2021 Institute of Physics Publishing. All rights reserved.
About the journal
JournalData powered by TypesetJournal of Physics: Conference Series
PublisherData powered by TypesetIOP Publishing Ltd
ISSN17426588