This paper presents a novel multiplexer based 2’s complement circuit that can be used for the subtraction process using 2’s complement method. The proposed multiplexer based 4, 8 and 16-bit 2’s complement circuits are compared with the conventional subtractor circuits using 2’s complement circuits for validating the proposal. Industry Standard EDA Tools and technology libraries have been employed. © Springer India 2016.