Profiles
Research Units
Publications
Sign Up
Faculty Login
X
Proceedings Article
Reduced order modeling of electrical circuits: Simulation and hardware validation
Puneet Panchal
,
Yogesh V. Hote
,
Sahaj Saxena
,
Chitra Krishnamurthi
Published in IEEE
2017
DOI:
10.1109/ccaa.2017.8230030
Request full-text
Cite
Content may be subject to copyright.
Figures & Tables (10)
References (22)
Journal Details
About the journal
Journal
Data powered by Typeset
2017 International Conference on Computing, Communication and Automation (ICCCA)
Publisher
Data powered by Typeset
IEEE
Open Access
0
Get all the updates for this publication
Follow