Get all the updates for this publication
Proceedings Article
Structural Analysis of Low Power and Leakage Power Reduction of Different Types of SRAM Cell TopologiesPublished in IEEE
2019
Content may be subject to copyright.
About the journal
| Journal | Data powered by Typeset2019 Innovations in Power and Advanced Computing Technologies (i-PACT) |
|---|---|
| Publisher | Data powered by TypesetIEEE |
| Open Access | 0 |
Authors (1)
Jayakrishnan P- 2-Dimensional systolic architecture for H.264/AVC variable block size motion estimation
- Implementation of non-linear pipelined floating point adder
- Implementation of adder structure with fast carry network for high speed processor
- Implementation of pipelined Booth Encoded Wallace tree Multiplier architecture
