Chandra S

Bhalekar M

Umashankar S

Kothari D.P.

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

Testing and hardware implementation of SPWM inverter using TMSF28335eZDSP

2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT)

2014 International Conference on Advances in Electrical Engineering (ICAEE)

A new seven level symmetric inverter with reduced number of switches and DC sources

Transformerless full bridge neutral point clamped inverter topology for renewable energy sources

This paper presents the comparison between various numerical methods namely Euler's Method, Midpoint Method, 2nd order Runge Kutta Method and 4th order Runge Kutta Method with the analytical method to solve a power electronic system in both single phase and three phase configuration using decoupled methodology. The values of source current, load current and DC link voltage are obtained for each method using Matlab software and compared with each other. Also, the error in each numerical method with respect to analytical method is calculated and tabulated. These power electronic models could be an excellent research platform for testing the renewable energy systems without going for full scale or scaled down models.

Advanced Materials Research

Comparative Analysis of Solution Methods to Power Electronic Interface Modeling for Renewable Energy Applications

2013 International Conference on Energy Efficient Technologies for Sustainability

Real time simulation of solar photovoltaic module using labview data acquisition card

Multilevel inverter is emerging as a new breed of power inverter for high power applications, especially in FACTS controllers. This can develop high voltage with reduce harmonics through its own circuit topology. The power levels of the inverter are largely controlled by carrier frequency. For an air cooled design, the frequency is practically limited to 3 to 5 KHz. It is proposed to operate two inverters in parallel with phase shifted carrier due to difficulties in large power handling with a single inverter. Hence carrier frequency can be doubled and the output harmonics will be reduced. This paper proposes a phase-shifted SPWM (PS-SPWM) switching scheme in three level inverter. This can eliminate the bulky and weighty transformers and reduce power loss in STATCOM. This paper propose a design and hardware implementation of three phase three level cascaded H-bridge inverter with Phase Shifted SPWM. The simulation is carried out with PSIM.The Simulated results have been obtained for proposed circuits and THD components of these modulation techniques have been observed. A Hardware set up is also developed for the proposed topology by using DSP TMS320F24PQ based firing circuit. The results and analysis are discussed in the following subsection.&nbsp;

India International Conference on Power Electronics 2010 (IICPE2010)

Design and implementation of three level CHB inverter with phase shifted SPWM using TMS320F24PQ

IEEE Transactions on Power Electronics

DSP-Controlled Power Electronic Interface for Fuel-Cell-Based Distributed Generation

Modified reference PWM for harmonic reduction in inverters

SPEEDAM 2010

Implementation of DSP based SPWM for single phase inverter

The Journal of Vascular Access

Angio Access for Hemodialysis 14, 15, 16 June 2010 Centre International de Congrès Vinci – Tours – France

Journal	Data powered by Typeset2013 International Conference on Circuits, Power and Computing Technologies (ICCPCT)
Publisher	Data powered by TypesetIEEE
Open Access	0