Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

This paper deals with development and studies of a trapezoidal axial grooved ni-trogen heat pipe. A specialliquid nitrogen cryostat has been designed and devel-oped for evaluating the performance of heat pipe where the condenser portion is connected to the cold sink externally. Experiments have been performed on the heat pipe as well as on an equivalent diameter copper rod at different heat loads. The steady-state performance of the heat pipe is compared with that of copper rod.

Department of Automotive Engineering

School of Mechanical Engineering

Vellore Campus

Fulltext

Thermal Science

Experimental investigations on an axial grooved cryogenic heat pipe

In this work a simple 1-D model for the macro kinetic conversion behaviour of a commercial automotive Three-way-exhaust catalyst for a Turbocharged DI-Gasoline-Engine is realized using GT-Power. A detailed reaction kinetic model to predict the activity of the commercial three way catalyst has been adopted from Young-Deuk [1], considering all possible reactions in the catalytic converter based upon the Langmuir-Hinshelwood mechanism. 1D model was later modified for the laboratory scale catalyst and validated against synthetic gas test bench data.

VIT Unitversity

World University root node

SAE Technical Paper Series

Modeling of a TWC for a Turbocharged DI-Gasoline-Engine

Precision goniometry using optics has the advantage that it does not impose much stress on the object of investigation and, as such, is adopted extensively in gravitational wave detection, in torsion balances investigating fundamental forces, in specialized studies of biological samples, and it has potential applications in condensed matter physics. In this article we present the considerations that go into designing optical levers and discuss the performance of the instrument we have constructed. We motivate the design by considering an idealized setup and the limitations to the angular resolution induced by statistical fluctuations of the photon count rate and diffraction at the apertures. The effects of digitization of the count rate and of the spatial location of the photons on the image plane motivating the actual design are discussed next. Based on these considerations, we have developed an autocollimating optical lever which has a very high resolution and dynamic range. An array of 110 slits, of 90 μm width and a pitch of 182 μm, is located in the focal plane of a field lens, of focal length 1000 mm, and is illuminated by a CCFL tube. This array is imaged back onto the focal plane after retroreflection from a mirror placed just beyond the lens. The image is recorded on a linear charge-coupled device array at the rate of 1000 images/s and is processed through a special algorithm to obtain the centroid. The instrument has a centroid stability of ∼3 × IP-10 rad Hz-1/2 and a dynamic range of ∼ 107. © 2007 American Institute of Physics.

Review of Scientific Instruments

Design and performance of a sub-nanoradian resolution autocollimating optical lever

To maximize efficiency and drivability of EV/HEV/FCV,an improved software and hardware architecture is developed. Four node cluster based microcontroller configuration is built for running V/f, DTC and FOC algorithms on three different nodesin parallel to deliver real time torque and speed demand of vehicle in start-stop, acceleration and cruising mode respectively. This paper presents development of Direct Torque Control (DTC) algorithm to drive induction motor which will run on proposed parallel computing environment. DTC is implemented with conventional 3 level, 5 level symmetric and 7 level asymmetric inverterconfigurations. In order to minimize THD content in output voltage of inverter when operated with DTC mode, new PWM control strategy is developed. This has helped in obtaining DTC advantages with more Torque /Ampere and thus making this control efficient as close to FOC. Both symmetric and asymmetric multilevel inverter prototypes are developed and implemented with improved software and hardware architecture to run induction motor in transient conditions.Results are compared with DTC implemented with 3 level inverter and demonstration is done to show improvement in State of Charge (SoC) and other performance related parameters of battery. This exercise is carried out as a part ofimproving energy efficiency of full parallel HEV configuration for a passenger car application. © 2015 Praise Worthy Prize S.r.l. - All rights reserved.