Header menu link for other important links
Design of Low Power and Area Efficient 4-bit Arithmetic and Logic Unit using Nanoscale FinFET
Akshay D, Sharma S.M, Vyas L.A,
Published in Indian Society for Education and Environment
Volume: 8
Issue: S2
Pages: 250 - 256
In order to strive in VLSI Technology, we have to keep up with the Moore's law which states that in every 18 month number of transistors gets doubled on a chip. But as we scale down the transistor size problems like Short Channel Effects (SCE), Sub-threshold voltage variation, Drain Induced Barrier Lowering (DIBL), Gate oxide tunnelling leakage etc., comes into the account. To overcome the above problems we moved towards the FinFET based transistor. In this paper we have proposed the "Design of Low power 4-bit arithmetic & logic unit using nanoscale FinFET". Arithmetic Logic Unit (ALU) is the backbone of any processor, we have performed the logical operations like AND, OR, Inverter, 2's complement of the number etc. & Arithmetic operation like addition, subtraction, multiplication, parity generation etc. Different techniques are used to achieve the low power on different modules in the design.
About the journal
JournalIndian Journal of Science and Technology
PublisherIndian Society for Education and Environment
Open AccessNo