Header menu link for other important links
Universal verification methodology based verification of UART protocol
B. Kashyap,
Published in IOP Publishing Ltd
Volume: 1716
Issue: 1
Verification today acts as a constriction of any complex VLSI design. Bringing out improved verification efficiency is a must. Most of the computers and microcontrollers contain a number of serial data ports. These data ports are used to connect with devices such as keyboards and printers which are basically serial input and output devices. Transmission and reception of serial data from an isolated location can be done with the help of a modem connected to the serial port. UART- Universal Asynchronous Receiver and transmitter is a hardware device which facilitates serial transmission and reception of data. In this work presented here, the UART has been designed with the use of the industry standard Verilog HDL code and the verification of the protocol has been done using system Verilog code in UVM environment. The UVM based verification methodology can significantly reduce the time needed for verification. © 2021 Institute of Physics Publishing. All rights reserved.
About the journal
JournalData powered by TypesetJournal of Physics: Conference Series
PublisherData powered by TypesetIOP Publishing Ltd