Joseph Daniel

Mechanical

School of Mechanical Engineering

Chennai Campus

Jayakrishnan P

Department of Micro and Nanoelectronics

School of Electronics Engineering

Vellore Campus

Anand N

Raj J.S

Vellore Institute of Technology (VIT) is a private university located in&nbsp;Tamil Nadu, India. Founded in 1984, as Vellore Engineering College, the institution offers 20 undergraduate, 34 postgraduate, four integrated and four research programs. It has campuses in Vellore, Amravati, Bhopal and Chennai.

VIT is one of the top ranked private universities in India according to NIRF, THE and QS Rankings.&nbsp;Govt. of India has recognized&nbsp;VIT, Vellore as an&nbsp;Institution of Eminence. This has allowed VIT to take independent quality initiatives and move up in world ranking.

&nbsp;

&nbsp;

VIT University

Implementation of adder structure with fast carry network for high speed processor

2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE)

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed designs in terms of delay, area, power, and their products by hand with logical effort and through custom design and layout in 0.18-μm CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular SQRT CSLA. © 2010 IEEE.

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Low-Power and Area-Efficient Carry Select Adder

FSM-Based Digital Design Using Verilog HDL

Elements of Verilog HDL

IEEE Transactions on Computers

A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations

IRE Transactions on Electronic Computers

Carry-Select Adder

Proceedings of the IRE

High-Speed Arithmetic in Binary Computers

Journal	Data powered by Typeset2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE)
Publisher	Data powered by TypesetIEEE
Open Access	0