Get all the updates for this publication
Proceedings Article
Implementation of single precision floating point multiplier using Karatsuba algorithmPublished in IEEE
2013
Topics: Karatsuba algorithm (72)%72% related to the paper, Multiplication algorithm (63)%63% related to the paper, Double-precision floating-point format (62)%62% related to the paper, IEEE floating point (62)%62% related to the paper and Single-precision floating-point format (59)%59% related to the paper
View more info for "Implementation of single precision floating point multiplier using Karatsuba algorithm"
Content may be subject to copyright.
About the journal
| Journal | Data powered by Typeset2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE) |
|---|---|
| Publisher | Data powered by TypesetIEEE |
| Open Access | 0 |
Authors (2)
Jayakrishnan P- 2-Dimensional systolic architecture for H.264/AVC variable block size motion estimation
- Implementation of non-linear pipelined floating point adder
- Implementation of adder structure with fast carry network for high speed processor
- Implementation of pipelined Booth Encoded Wallace tree Multiplier architecture
