An Area and Power Efficient 1-D 4×4 Integer DCT Architecture for HEVC
Low power floating point computation sharing multiplier for signal processing applications