Profiles
Research Units
Publications
Sign Up
Faculty Login
X
12 Publications
11 Journals
Satheesh Kumar S
Assistant Professor Sr- Grade 1
Department of Micro and Nanoelectronics
satheeshkumar.s@vit.ac.in (Work)
Follow
Publications - 12
Overview
Publications (12)
Network (6)
Publications (12)
Sort by Year (most recent)
Sort by Year (most recent)
Sort by Year (oldest first)
Sort by Most Cited
Sort by Recently Added
Sort (A-Z)
Sort (Z-A)
Journal
Open Access
A low power and soft error resilience guard-gated Quatro based flip flop in 45nm CMOS technology
Satheesh Kumar S
2021 | IET Wiley
Download
PDF
Publisher Copy
Articles
Design and analysis of SEU hardened latch for low power and high speed applications
Satheesh Kumar S
and
Kumaravel S
2019 | MDPI AG
Download
PDF
Publisher Copy
Journal Article
Low Power and High Reliable Triple Modular Redundancy Latch for Single and Multi-node Upset Mitigation
Satheesh Kumar S
and
Kumaravel S
2019 | The Science and Information Organization
Download
PDF
Publisher Copy
Articles
Adaptive cruise control and cooperative cruise control in real life traffic situation
Ravikumar C.V.
,
Venugopal P
,
Jagannadha Naidu K
,
Satheesh Kumar S
and
Srinivas Koppu
2018 | IAEME Publication
Book Chapter
A SEU Hardened Dual Dynamic Node Pulsed Hybrid Flip-Flop with an Embedded Logic Module
Adapur R.S
and
Satheesh Kumar S
2018 | Springer Singapore
Proceedings Article
SEU hardened DFF and 4 bit johnson counter using quatro latch in 45 nm technology
Pankaj Katkar
,
Satheesh Kumar S
and
Kumaravel S
2017 | IEEE
Proceedings Article
Design and analysis of 8T SRAM with assist schemes (UDVS) in 45nm CMOS
Ganesh chokkakula
,
N satish reddy
,
...
,
Satheesh Kumar S
(4 authors)
2017 | IEEE
Articles
Verification of master-slave using AMBA AXI-OCP protocol
Satheesh Kumar S
,
Venugopal P
and
Rajeev Pankaj Nelapati
2016 | International Journal of Pharmacy and Technology
Articles
ASIC implementation of high speed pipelined DDR SDRAM controller design
Satheesh Kumar S
2014
Proceedings Article
ASIC implementation of high speed pipelined DDR SDRAM controller
Reddy N.S
,
Satheesh Kumar S
,
...
,
Sivasankaran K
(5 authors)
2014 | IEEE
Articles
A low-power double balanced oscillator mixer design in 90nm CMOS technology
N. Satish Reddy
and
Satheesh Kumar S
2014 | Asian Research Publishing Network
Articles
Efficient driver design for AMOLED displays
C. Ganesh
and
Satheesh Kumar S
2014 | Asian Research Publishing Network
Get all the updates from Satheesh Kumar S
Follow