Sivanantham S
Associate Professor Sr- & Asst- Dean-AR
Publications - 70Publications - 70
Publications - 70Publications (70)
Sort by Year (most recent)
Sort by Year (oldest first)
Sort by Most Cited
Sort by Recently Added
Sort (A-Z)
Sort (Z-A)
ArticlesEfficient half-precision floating point multiplier targeting color space conversion2020 | Springer
ConferencesSecured Data Transmission through Dual Domain Reversible Data Hiding and Encryption in Images2020 | Institute of Electrical and Electronics Engineers Inc.- ConferencesModeling and test generation for combinational hardware trojans2020 | Institute of Electrical and Electronics Engineers Inc.
- OtherMessage from Publication Co-chairs2020 | Institute of Electrical and Electronics Engineers Inc.
ArticlesReconfigurable half-precision floating-point real/complex fused multiply and add unit2020 | Inderscience Publishers- ArticlesAnalysis of hardware implementations of deblocking filter for video codecs2020 | Inderscience Publishers
- ArticlesLow-error reconfigurable fixed-width multiplier for image processing applications2020 | Gazi Universitesi
Journal ArticleQR-like Secret Data Hiding in Integer Wavelet Transform Domain Images2019 | Horizon Research Publishing Co., Ltd.- ArticlesTemperature-aware X-filling for very large scale integrated circuits2019 | Gazi Universitesi
- Journal ArticleFive-stage pipelined dual-edge deblocking filter architecture for H.265 video codec2019 | Institute of Electronics, Information and Communications Engineers (IEICE)
Open Access - Journal ArticleHigh-Throughput Deblocking Filter Architecture Using Quad Parallel Edge Filter for H.264 Video Coding Systems2019 | Institute of Electrical and Electronics Engineers (IEEE)Open Access
- Journal ArticleTest Data Compression with Alternating Equal-Run-Length Coding2018 | Science Publishing CorporationOpen Access
- Journal ArticleHardware Implementation of Diamond Search Algorithm for Motion Estimation2018 | Science Publishing Corporation
Journal ArticleTwo-stage low power test data compression for digital VLSI circuits2018 | Elsevier BV- Proceedings ArticleAn area-efficient 32-bit floating point multiplier using hybrid GPPs addition2017 | IEEE
- Proceedings ArticleA SAD architecture for variable block size motion estimation in H.264 video coding2017 | IEEE
- Journal ArticleStandby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI2017 | Elsevier BV
